2. Read in the HDL

• The design example is in SystemVerilog so you need to type

• analyze -format sv “qmults.sv wrap_qmults.sv”
• You should get the following message :