Appendix 1: Optimization using synthesis tool

• There are many ways in which a designer can tweak the design at the synthesis stage to obtain the target performance :

• Compilation with map_effort high option

• Register balancing

• Removing Hierarchy

• Choosing High-Speed Implementation for High-level Functional Module