Timing Optimization

• Optimise the performance of the design as follows:

• Change timing constraints to target higher clock frequencies

• Use the techniques provided in appendix 1 to meet your target performance

• Repeat the above process several times until you reach the maximum achievable frequency

• Estimate area and power of the design for each target frequency

• Make sure your design is free from Hold time violation (refer to appendix 1)