4. Synthesis

• In this step the logic functionality of the design will be implemented in terms of cell instances from the process specific library.

• This is done using the command:

• compile
• This command may take few minutes depending on the size of you design