Add Constraints

• You can use constraints to control the action of the compiler.

• Constraints describe the surrounding environment of the circuit, such as loads and drives of IO, and clock characteristics.

• By default, Design Compiler will not constrain any paths. If you issue the command:

• check_timing

• You will get the following output