Synchronous Systems



- All parts of the system share the same clock and the same clock edge sensitivity.
- The data may change between active clock transitions but must be stable by the time the next active transition occurs¹.

¹for most systems the *active transition* is the rising edge of the clock



- Valid data should be present on D input for at least t_{setup} before the active clock edge and at least t_{hold} after the clock edge.
- The minimum D-type cycle time will be limited by the sum $t_{setup} + t_{pQ}$.

Synchronous Systems - Static Timing Analysis²



• To avoid a setup violation:

$$ClockPeriod > t_{pQ} + t_{comb} + t_{setup}$$

• To avoid a hold violation:

$$t_{pQ} + t_{comb} > t_{hold}$$

²with ideal clock



• Clock Distribution

The process of distributing clocks from a central source gives rise to delays. **Clock skew** is the difference between the arrival times of the clock at different points in the circuit.

• Clock Skew may cause unexpected timing violations

Hold: if *D-type* #1 clocks first, D input of *D-type* #2 may change too early³ **Setup:** if *D-type* #1 clocks second, D input of *D-type* #2 may change too late

³most likely where combinational logic is minimal or absent

Synchronous Systems - Static Timing Analysis⁴



• To avoid a setup violation:

$$ClockPeriod > t_{pQ} + t_{comb} + t_{setup} + (t_{d1} - t_{d2})$$

• To avoid a hold violation:

$$t_{pQ} + t_{comb} > t_{hold} + (t_{d2} - t_{d1})$$

⁴with clock skew

Synchronous Systems - Static Timing Analysis

Critical Path



• To avoid a setup violation:

 $ClockPeriod > t_{pQ} + t_{critical_path} + t_{setup} + t_{skew}$

20006

Synchronous Systems - Static Timing Analysis

Critical Path



• To avoid a setup violation:

$$ClockPeriod > t_{pQ} + t_{critical_path} + t_{setup} + (t_{d1} - t_{d4})$$

20007

Synchronous Systems - Static Timing Analysis



 $ClockPeriod > t_{pQ} + t_{critical_path} + t_{setup} + (t_{d1} - t_{d4})$

• If we can control the skew (e.g. by increasing t_{d4}), we can ease the timing constraint.⁵

⁵this may result in the critical path moving to another part of the circuit



• Jitter

Jitter is the cycle-by-cycle variation in the arrival time of the clock.

- Caused by
 - Variation in frequency/phase of clock source⁶
 - Power supply noise affecting clock distribution
 - Cross-talk affecting clock distribution
- Jitter may cause unexpected timing violations

⁶primary clock source or Phase-Locked Loop (PLL)



• To avoid a setup violation:

$$ClockPeriod > t_{pQ} + t_{comb} + t_{setup} + (t_{d1} - t_{d2}) + 2 \times t_{jitter}$$

• To avoid a hold violation:

$$t_{pQ} + t_{comb} > t_{hold} + (t_{d2} - t_{d1}) + 2 \times t_{jitter}$$