



## Synchronous Systems - Static Timing Analysis (inc. clock skew)



- What is the maximum operating frequency of the circuit if the clock skew is no more than 25ps?
- What is the maximum clock skew that can be tolerated before we have a potential hold violation?

1

## Critical Path




- To avoid a setup violation:

$$ClockPeriod > t_{pQ} + t_{critical\_path} + t_{setup} + (t_{d1} - t_{d4})$$

3

## Synchronous Systems - Static Timing Analysis (inc. clock skew)

### Critical Path




- To avoid a setup violation:

$$ClockPeriod > t_{pQ} + t_{critical\_path} + t_{setup} + t_{skew}$$

2

## Synchronous Systems - Static Timing Analysis (inc. clock skew)

### Critical Path




$$ClockPeriod > t_{pQ} + t_{critical\_path} + t_{setup} + (t_{d1} - t_{d4})$$

- If we can control the skew (e.g. by increasing  $t_{d1}$ ), we can ease the timing constraint.<sup>1</sup>

<sup>1</sup>this may result in the critical path moving to another part of the circuit

4


## Synchronous Systems - Static Timing Analysis (inc. clock skew)



- Identify longest combinational paths

5


## Synchronous Systems - Static Timing Analysis (inc. clock skew)



- Identify longest combinational paths

7


## Synchronous Systems - Static Timing Analysis (inc. clock skew)



- Identify longest combinational paths

6


## Synchronous Systems - Static Timing Analysis (inc. clock skew)



- Identify longest combinational paths

8


## Synchronous Systems - Static Timing Analysis (inc. clock skew)



- Identify longest combinational paths

9


## Synchronous Systems - Static Timing Analysis (inc. clock skew)



- Identify longest combinational paths

11


## Synchronous Systems - Static Timing Analysis (inc. clock skew)



- Identify longest combinational paths

10

## Synchronous Systems - Static Timing Analysis (inc. clock skew)




$$\text{ClockPeriod} > t_{pQ} + t_{comb-max} + t_{setup} + (t_{d1} - t_{d4})$$

$$f_{max} = \frac{1}{t_{pQ} + t_{comb-max} + t_{setup} + (t_{d1} - t_{d4})}$$

12

## Synchronous Systems - Static Timing Analysis (inc. clock skew)




$$\text{ClockPeriod} > t_{pQ} + t_{comb-max} + t_{setup} + (t_{d1} - t_{d4})$$

$$f_{max} = \frac{1}{t_{pQ} + t_{comb-max} + t_{setup} + (t_{d1} - t_{d4})}$$

13

## Synchronous Systems - Jitter



- Jitter

Jitter is the cycle-by-cycle variation in the arrival time of the clock.

- Caused by


- Variation in frequency / phase of clock source<sup>2</sup>
- Power supply noise affecting clock distribution
- Cross-talk affecting clock distribution

- Jitter may cause unexpected timing violations

<sup>2</sup>primary clock source or Phase-Locked Loop (PLL)

15

## Synchronous Systems - Static Timing Analysis (inc. clock skew)



$$\text{ClockPeriod} > t_{pQ} + t_{comb-crit} + t_{setup} + (t_{ds} - t_{dd})$$

$$f_{max} = \frac{1}{t_{pQ} + t_{comb-crit} + t_{setup} + (t_{ds} - t_{dd})}$$

14