


- What is the maximum operating frequency of the circuit if the clock skew is no more than 25ps?
- What is the maximum clock skew that can be tolerated before we have a potential hold violation?

1

Critical Path




- To avoid a setup violation:

$$\text{ClockPeriod} > t_{pQ} + t_{\text{critical_path}} + t_{\text{setup}} + (t_{d1} - t_{d4})$$

3

Critical Path




- To avoid a setup violation:

$$\text{ClockPeriod} > t_{pQ} + t_{\text{critical_path}} + t_{\text{setup}} + t_{\text{skew}}$$

2

Critical Path




$$\text{ClockPeriod} > t_{pQ} + t_{\text{critical_path}} + t_{\text{setup}} + (t_{d1} - t_{d4})$$

- If we can control the skew (e.g. by increasing t_{d4}), we can ease the timing constraint.¹


¹this may result in the critical path moving to another part of the circuit

4

Synchronous Systems - Static Timing Analysis (inc. clock skew)



Synchronous Systems - Static Timing Analysis (inc. clock skew)




- Identify longest combinational paths

5


- Identify longest combinational paths

7

Synchronous Systems - Static Timing Analysis (inc. clock skew)



Synchronous Systems - Static Timing Analysis (inc. clock skew)




- Identify longest combinational paths

6


- Identify longest combinational paths

8

Synchronous Systems - Static Timing Analysis (inc. clock skew)



Synchronous Systems - Static Timing Analysis (inc. clock skew)




- Identify longest combinational paths

9


- Identify longest combinational paths

11

Synchronous Systems - Static Timing Analysis (inc. clock skew)



Synchronous Systems - Static Timing Analysis (inc. clock skew)



- Identify longest combinational paths


10

$$\text{ClockPeriod} > t_{\text{pQ}} + t_{\text{comb}-\text{max}} + t_{\text{setup}} + (t_{d1} - t_{d4})$$

$$f_{\text{max}} = \frac{1}{t_{\text{pQ}} + t_{\text{comb}-\text{max}} + t_{\text{setup}} + (t_{d1} - t_{d4})}$$


12

Synchronous Systems - Static Timing Analysis (inc. clock skew)



13


Synchronous Systems - Jitter



- **Jitter**
Jitter is the cycle-by-cycle variation in the arrival time of the clock.
 - **Caused by**
 - Variation in frequency/phase of clock source²
 - Power supply noise affecting clock distribution
 - Cross-talk affecting clock distribution
 - Jitter may cause unexpected timing violations
- ²primary clock source or Phase-Locked Loop (PLL)

15

Synchronous Systems - Static Timing Analysis (inc. clock skew)



14