





Euler path analysis is applied creatively to these multi-gate cells - gates are often linked via the common gnd/pwr node Final layouts will be more complex where clock buffers, reset circuitry and metal 2 i/o are included