
Overview of Technologies

Components for Logic

Diode


Bipolar Transistors

 $d\varphi$



MOS Transistors







2001

Overview of Technologies


RTL Inverter and NOR gate





Overview of Technologies

All functions can be realized with a single NOR base gate.



 1 NAND gates could be used instead.

2003

Overview of Technologies


TTL NAND Gate Other Bipolar Technologies ECL OR/NOR Gate -WW

- TTL gives faster switching than RTL at the expense of greater complexity². The characteristic multi-emitter transistor reduces the overall component count.
- ECL is a very high speed, high power, non-saturating technology.

²Most TTL families are more complex than the basic version shown here

Overview of Technologies

NMOS - a VLSI technology.



- Circuit function determined by series/parallel combination of devices
- Depletion transistor acts as non-linear load resistor.
- The low output voltage is determined by the size ratio of the devices.


Resistance increases as the enhancement device turns on, thus reducing power

2005

Overview of Technologies

CMOS - state of the art VLSI

CMOS logic




- An active PMOS device complements the NMOS device giving:
- rail to rail output swing.
- negligible static power consumption.

2006

Digital CMOS Circuits

Alternative representations for CMOS transistors




Various shorthands are used for simplifying CMOS circuit diagrams.

- In general substrate connections are not drawn where they connect to Vdd (PMOS) and Gnd (NMOS).
- All CMOS devices are enhancement mode.
- Transistors act as simple digitally controlled switches

2007

Digital CMOS Circuits

Static CMOS complementary gates




• For any set of inputs there will exist either a path to Vdd or a path to Gnd.

2008

Digital CMOS Circuits

Compound Gates



- All compound gates are inverting.
- Realisable functions are arbitrary AND/OR expressions with inverted output.

2009

Digital CMOS Circuits

Compound Gate Example

 $Z = (\overline{A} \bullet B) + (C \bullet D)$

Pull Up Network

6

Pull Down Network

$$Z = \int (\overline{A}, \overline{B}, \overline{C}, \overline{D})$$

$$Z = \sum_{i=1}^{n} (\overline{A}, \overline{B}, \overline{C}, \overline{D})$$



Ν



GND