
## Digital CMOS Design



#### Digital CMOS Design


6001

#### Multiple gates

- Gates should all be of same height.
- Power and ground rails will then line up when butted
- All gate inputs and outputs are available at top and bottom.
- All routing is external to cells.
- Preserves the benefits of hierarchy.
- Interconnect is via two conductor routing.
- In this case Polysilicon vertically and Metal horizontally.

6002

## Digital CMOS Design



use only metal for inter-cell routing. Usually Metal1 horizontally (and for power rails) and Metal2 vertically (and for cell inputs and outputs). Most modern VLSI processes support two or more metal layers. The norm is to

#### Standard Cell Design

Many ICs are designed using the standard cell method

#### Cell Library Creation

This is often carried out by or on behalf of the foundry. A cell library, containing commonly used logic gates, is created for a process

#### • ASIC¹ Design

The ASIC designer must design a circuit using the logic gates available in the


and doesn't create any new cells for the library. The ASIC designer usually has no access to the full layout of the standard cells

Layout work performed by the ASIC designer is divided into two stages:

- Placement
- Routing

<sup>&</sup>lt;sup>1</sup>Application Specific Integrated Circuit


#### Placement & Routing



Cells are placed in one or several equal length lines with inter-digitated power and ground rails.

6005

## Placement & Routing



In the routing channels between the cells we route metall horizontally and metal2 vertically.

6006

#### Placement & Routing

# Two conductor routing

- This logical approach means that we should never have to worry about signals crossing.
- This makes life considerably easier for a computer (or even a human) to complete the routing.
- We must only ensure that two signals will not meet in the same horizontal or vertical channel.
- Computer algorithms can be used to ensure placement of cells such that wires are short.<sup>2</sup>
- Further computer algorithms can be used to optimize the routing itself.


#### 6007

#### Standard Cell Design

#### More Metal Layers

With three or more metal layers it is possible to take a different approach. The simplest example uses three metal layers.


- Standard Cells
- Use only metal1 except for I/O which is in metal2
- Two Conductor Routing



6008

<sup>&</sup>lt;sup>2</sup>In VLSI circuits we often find that inter-cell wiring occupies more area than the cells themselves.

### Standard Cell Design



With this approach we can route safely over the cell to the specified pins leading to much smaller gaps between cell rows.

6009

#### Standard Cell Design

# Alternative Placement Style

Vdd!	GND!	GND!	Vdd!	Vdd!		GND!	GND!	Vdd!
		_		_		_	_	•
Vdd!	GNDI	GNDI	Vddi	Vdd!	•	GND	GND	Vdd!
,				_			₫	•
Vdd!	GND	GNDI	Vddi	Vdd!	•	GND!		•
	, –	-			•		GNDI	Vdd!
		GNDI	- Vdd!	Vddi		GNDI		
Vdd!	GND				•	_	GNDI	Vddi ♦
		GNDI	Vddi	Vdd!	 	GND		•

By flipping every second row it may be possible to eliminate gaps between rows. N-wells are merged and power or ground rails are shared. This approach is normally associated with sparse rows and non channel based routing algorithms.