
## **CMOS**

# NMOS Transistor – with top substrate connection



4001

## **CMOS**

# NMOS Transistor – with top substrate connection

Where it is not suitable for substrate connections to be shared, a more complex process is used.

- Five masks must be used to define the transistor:
  - P Well
  - Active Area
  - Polysilicon
  - N+ implant
  - P+ implant
- P Well, for isolation.
- Top *substrate* connection.
- P+/N+ implants produce good *ohmic* contacts.

# CMOS Inverter N-well Active Area N implant P implant Polysilicon Contact Window Metal 4003

### **CMOS**


# **CMOS** Inverter

- The process described here is an *N Well process* since it has only an N Well. P Well and Twin Tub processes also exist.
- Note that the P-N junction between chip substrate and N Well will remain reverse biased.


Thus the transistors remain isolated.

- N implant defines NMOS source/drain and PMOS substrate contact.
- P implant defines PMOS source/drain and NMOS substrate contact.

# Processing – Photolithography



# Processing – Mask Making



• Optical reduction allows narrower line widths.

4006

