Digital IC & Sytems Design

Iain McNally

$\approx$ 10 lectures

Koushik Maharatna

$\approx$ 12 lectures

Basel Halak

$\approx$ 12 lectures

Digital IC & Sytems Design

- Assessment

10%	Coursework	L-Edit Gate Design (BIM)
90%	Examination	

- Books

  Integrated Circuit Design

  a.k.a. Principles of CMOS VLSI Design - A Circuits and Systems Perspective

  Neil Weste & David Harris

  Pearson, 2011

  Digital System Design with SystemVerilog

  Mark Zwolinski

  Pearson Prentice-Hall, 2010

Iain McNally

Integrated Circuit Design

- Content
  - Introduction
  - Overview of Technologies
  - Layout
  - CMOS Processing
  - Design Rules and Abstraction
  - Cell Design and Euler Paths
  - System Design using Standard Cells
  - Wider View

- Notes & Resources

  `https://secure.ecs.soton.ac.uk/notes/bim/notes/icd/`

History

1947 First Transistor

John Bardeen, Walter Brattain, and William Shockley (Bell Labs)

1952 Integrated Circuits Proposed

Geoffrey Dummer (Royal Radar Establishment) - *prototype failed...*

1958 First Integrated Circuit

Jack Kilby (Texas Instruments) - *Co-inventor*

1959 First Planar Integrated Circuit

Robert Noyce (Fairchild) - *Co-inventor*

1961 First Commercial ICs

Simple logic functions from TI and Fairchild

1965 Moore's Law

Gordon Moore (Fairchild) observes the trends in integration.

Moore's Law

Predicts exponential growth in the number of components per chip.

1965 - 1975 Doubling Every Year

In 1965 Gordon Moore observed that the number of components per chip had doubled every year since 1959 and predicted that the trend would continue through to 1975.

Moore describes his initial growth predictions as "ridiculously precise".

1975 - 201? Doubling Every Two Years

In 1975 Moore revised growth predictions to doubling every two years. Growth would now depend only on process improvements rather than on more efficient packing of components.

In 2000 he predicted that the growth would continue at the same rate for another 10-15 years before slowing due to physical limits.

Moore's Law at Intel[1]

[1]Intel was founded by Gordon Moore and Robert Noyce from Fairchild

Moore's Law;   a Self-fulfilling Prophesy

The whole industry uses the Moore's Law curve to plan new fabrication facilities.

Slower - wasted investment

Must keep up with the Joneses[2].

Faster - too costly

Cost of capital equipment to build ICs doubles approximately every 4 years.

Moore's law is not dead (at least not quite), although there are worries that below 20nm, clever processing required for smaller transistors means that cost per transistor is going up rather than down.

How will **you** future engineers increase the number of transistors?

[2]or the Intels

1947   Point Contact transistor


Source: Bell Labs

1961   Fairchild Bipolar RTL RS Flip–Flop

(4 Transistors)

Source: Fairchild

Moore's Law (1965)   Number of transistor has doubled every year and will continue to do so until 1975

Moore's Law (1975)   Number of transistors will double every two years


Self–fulfilling
Prophecy

1000

Components for Logic

Diode

Bipolar Transistors

MOS Transistors

All functions can be realized using only the NOR gates[1] available in the RTL logic family.[2]

---

[1]Note that an inverter is a special case of a NOR gate with only one input.
[2]NAND gates could be used instead for logic families which support only NAND gates.

RTL Inverter and NOR gate

Other Bipolar Technologies

TTL NAND Gate

ECL OR/NOR Gate

- TTL gives faster switching than RTL at the expense of greater complexity[3]. The characteristic multi-emitter transistor reduces the overall component count.

- ECL is a very high speed, high power, non-saturating technology.

---

[3]Most TTL families are more complex than the basic version shown here

Overview of Technologies

NMOS - a VLSI technology.

- Circuit function determined by series/parallel combination of devices.

- Depletion transistor acts as non-linear load resistor.

  Resistance increases as the enhancement device turns on, thus reducing power consumption.

- The low output voltage is determined by the size ratio of the devices.

2005

Overview of Technologies

Alternative transistors representations for NMOS circuits

Various shorthands are used for simplifying NMOS circuit diagrams.

- Substrate connections need not be drawn since all must connect to Gnd.

- Since source and drain are indistinguishable in the layout, there is no need to show the source on the circuit diagram.

Note that schematic tools not designed for IC design will usually include inappropriate 3-terminal symbols.

2006

Overview of Technologies

CMOS logic

CMOS - *state of the art* VLSI.


- An active PMOS device complements the NMOS device giving:
  - rail to rail output swing.
  - negligible static power consumption.

2007

Digital CMOS Circuits

### Alternative transistor representations for CMOS circuits

Digital CMOS circuits[4] tend to use simplified symbols like their NMOS counterparts.

- In general substrate connections are not drawn where they connect to Vdd (PMOS) and Gnd (NMOS).

- All CMOS devices are enhancement mode.

- Transistors act as simple digitally controlled switches.

[4]in analog CMOS circuits we may have wells not connected to Vdd/GND

2008

Digital CMOS Circuits

Static CMOS complementary gates

$Z = \overline{A \bullet B}$

$Z = \overline{A \bullet B \bullet C}$

$Z = \overline{A + B + C}$

- For any set of inputs there will exist either a path to Vdd or a path to Gnd.

Digital CMOS Circuits

Compound Gates

$Z = \overline{(A \bullet B) + C}$

$Z = (\overline{A} + \overline{B}) \bullet \overline{C}$

$\overline{Z} = (A \bullet B) + C$

$Z = \overline{(A + B + C) \bullet (D + E) \bullet F}$

$Z = (\overline{A} \bullet \overline{B} \bullet \overline{C}) + (\overline{D} \bullet \overline{E}) + \overline{F}$

$\overline{Z} = (A + B + C) \bullet (D + E) \bullet F$

- All compound gates are inverting.

- Realisable functions are arbitrary AND/OR expressions with inverted output.

Digital CMOS Circuits

Compound Gate Example

$Z = \overline{(A \bullet B) + (C \bullet D)}$

Symbol

A
B
C
D

— Z

V$_{DD}$

Pull Up Network

$Z = f(\overline{A}, \overline{B}, \overline{C}, \overline{D})$

$Z = \ldots\ldots\ldots\ldots\ldots$

Z

Pull Down Network

$\overline{Z} = f(A, B, C, D)$

$\overline{Z} = (A \bullet B) + (C \bullet D)$

GND

RTL NOR Gate

TTL NAND Gate

ECL OR/NOR Gate

NMOS Compund Gate

CMOS Compund Gate

- Bipolar Transitors with Resistors - MSI/LSI

  RTL - NOR   TTL - NAND   ECL - OR/NOR

- MOS Transistors (no resistors) - VLSI

  NMOS   CMOS - No static power!

  Both allow construction of NOR, NAND & Compound gate (always inverting)

2000

Components for IC Design

Diodes and Bipolar Transistors

Diode

- Ideal structure - 1D
- Real structure - 3D
- Depth controlled implants.

Components for IC Design

MOS Transistors

Simple NMOS Transistor

Components for IC Design

Diodes and Bipolar Transistors

NPN Transistor

- Two n-type implants.

Components for IC Design

## Simple NMOS Transistor

- Active Area mask defines extent of *Thick Oxide*.
- Polysilicon mask also controls extent of *Thin Oxide* (alias *Gate Oxide*).
- N-type implant has no extra mask.
  – It is blocked by thick oxide and by polysilicon.
  – The implant is *Self Aligned*.
- Substrate connection is to bottom of wafer.
  – All substrates to ground.
- Gate connection not above transistor area.
  – Design Rule.

Interconnect

Contact · Via · Metal 2 Layer · Metal 1 Layer

N

Contact Window Mask · Via 1 Mask

Conductors:
- Polycrystaline Silicon (Polysilicon/Poly)
- Diffusion (controlled by Active Area Mask)
- Metal 1
- Metal 2

- Crossing conductors on different masks do not interact[1].
  - Explicit contact/via is required for connection.
- Crossing conductors on the same mask are always connected.

---

[1]the exception to this rule is that polysilicon crossing diffusion gives us a transistor

---

Interconnect

Resistance

$$R = \left(\frac{\rho}{t}\right)\left(\frac{l}{w}\right)$$

where ρ is the resistivity constant

$3.2 \times 10^{-8}\Omega m$ for aluminium

$1.7 \times 10^{-8}\Omega m$ for copper

Since t and ρ are fixed for a paricular mask layer, the value that is normally used is the sheet resistance: $R_s = \left(\frac{\rho}{t}\right)$.

$$R = R_s\left(\frac{l}{w}\right)$$

where R_s is sheet resistance

$0.1\Omega/\square$ for $170nm$ thick copper

R_s = resistance of a square (i.e. $w = l$) so the units for R_s are $\Omega/\square$ (ohms per square).


Components for IC Design

Resistors

Examples for Metal
assuming Rs = 0.1 ohms per square

Example for Polysilicon
assuming Rs = 200 ohms per square

R = 1 Ω

R = Ω

R = Ω

R = Ω

- for larger resistances we need minimum width poly (often combined with a *serpantine* shape) to save on area
- corner squares count as half[2] squares
- for predicatability and matching we may need wider tracks without corners

---

[2]effective resistance $\approx 0.56 R_s$

Components for IC Design

Capacitors

parallel tracks over underlying conductor (e.g. bulk silicon)

metal–insulator–metal capacitor

fringe capacitor

poly–insulator–poly capacitor
(specialist analog process with 2 poly layers)

- Capacitance to underlying conductor $C = C_a\, w\, l + 2\, C_f\, l$
- Coupling capacitance to adjacent track $C = C_c\, l/s$

where C_a, C_f, C_c are constants for a given layer and process

*in digital designs our only aim is to minimise* **parasitic** *capacitance*

Diode

P   N

P

N

NPN Transistor

E — B — C

E   B   C

N   P   N

NMOS Enhancement transistor

G

S   D

S   D

N   N

P

SUB

Resistor

1	2	3	4	5	6	7	8	9	*1*
									10
3	18	17	16	15	14	13	12	11	*2*
19									
4	20	21	22	23	24	25	26	27	*5*
									28
7	36	35	34	33	32	31	30	29	*6*
37									
8	38	39	40	41	42	43	44	45	46

Capacitors

B

A

B

A

3000

## NMOS Transistor – with top substrate connection

4001

NMOS Transistor – with top substrate connection

Where it is not suitable for substrate connections to be shared, a more complex process is used.

- Five masks must be used to define the transistor:
  - P Well
  - Active Area
  - Polysilicon
  - N+ implant
  - P+ implant
- P Well, for isolation.
- Top *substrate* connection.
- P+/N+ implants produce good *ohmic* contacts.

4002

CMOS Inverter

N–well
Active Area
N implant
P implant
Polysilicon
Contact Window
Metal

4003

CMOS Inverter

- The process described here is an *N Well process* since it has only an N Well.
  P Well and Twin Tub processes also exist.
- Note that the P-N junction between chip substrate and N Well will remain reverse biased.
  Thus the transistors remain isolated.
- N implant defines NMOS source/drain and PMOS substrate contact.
- P implant defines PMOS source/drain and NMOS substrate contact.

4004

Processing – Photolithography

Contact/Proximity Mask

Glass Mask

Mask Pattern
(chrome)

Silicon Wafer

Oxide Growth

SiO$_2$

Photoresist Deposition

Photoresist
(positive)

Photoresist Exposure

UV Light

Photoresist Development

Oxide Etch

Photoresist Strip

4005

Processing – Mask Making

**Reticle written by scanning
electron beam**

**Pattern reproduced on wafer (or contact/proximity mask)
by step and repeat with optical reduction**

UV Light

Reticle Mask

Lens

- N–well
- Active Area
  defines Thick Oxide
- Polysilicon
  defines Thin Oxide
- P implant
  aligned to AA and Poly
- N implant
  aligned to AA and Poly
- Contact Window
- Metal

P N

4007

• Optical reduction allows narrower line widths.

4006

PMOS Enhancement transistor

CMOS Process

N Well

UV Light

P type silicon wafer

P

P

P

N well

P

N well

many steps for a single mask

Active Area

P   N well

Polysilicon

P   N well

P+ Implant

P⁺   P⁺   N well
P

N+ Implant

P⁺   P⁺   N⁺
P   N well

CMOS Inverter   Twin Tub CMOS Process

P   N   N   P I N   P   P   N

CMOS Inverter   N−Well CMOS Processs (with explicit N+ implant mask)

P   N   N   P N   P   P   N

CMOS Inverter   N−Well CMOS Processs (without explicit N+ implant mask)

P   N   N   P N   P   P   N

Features may be determined by a number of masks
    e.g. NMOS source drain: ActiveArea AND NOT(NWell OR Poly OR PImplant)

4000

Design Rules

To prevent chip failure, designs must conform to design rules:

- Single layer rules

- Multi-layer rules

5001

Design Rules

0.5 μm CMOS inverter

- N–well
- Active Area
- P implant
 = NOT{ N implant }
- Polysilicon
- Contact Window
- Metal

5003

Derivation of Design Rules

Isotropic Etching

Lateral Diffusion

Mask Misalignment

Misalignment can be Cumulative

is aligned to

is aligned to

Optical Focus over 3D terrain

Reticle Mask

5002

Abstraction

Levels of Abstraction

- Mask Level Design
  - Laborious Technology/Process dependent.
  - Design rules may change during a design!
- Transistor Level Design
  - Process independent, Technology dependent.
- Gate Level Design
  - Process/Technology independent.

5004

Abstraction - Stick Diagrams

Stick diagrams give us many of the benefits of abstraction:

- Much easier/faster than full mask specification.

- Process independent (valid for any CMOS process).

- Easy to change.

while avoiding some of the problems:

- Optimized layout may be generated much more easily from a stick diagram than from transistor or gate level designs.[1]

[1]note that all IC designs must end at the mask level.

Digital CMOS Design

Stick Diagrams

Digital CMOS Design

Stick Diagrams

| | Metal |
| Polysilicon |
| N+ |
| P+ |
| ● Contact |
| □ Tap |
| ■ Combined contact & tap |

Digital CMOS Design

Stick Diagrams

- *Explore your Design Space.*

  - Implications of crossovers.

  - Number of contacts.

  - Arrangement of devices and connections.

- Process independent layout.

- Easy to expand to a full layout for a particular process.

Sticks and CAD - Symbolic Capture

- Transistors are placed and explicitly sized.
  - components are joined with zero width wires.
  - contacts are automatically selected as required.
- A semi-automatic compaction process will create DRC correct layout.

Sticks and CAD - Magic

- Log style design (sticks with width) - DRC errors are flagged immediately.
  - again contacts are automatically selected as required.
- On-line DRC leads to rapid generation of correct designs.
 - symbolic capture style compaction is available if desired.

Design Rules – width, separation, overlap

Optimised Mask Layout

Equivalent Stick Diagram

Metal
Polysilicon
N+
P+
Contact
Tap
Combined contact
& tap

5000

A logical approach to gate layout.

- *All complementary gates may be designed using a single row of n-transistors above or below a single row of p-transistors, aligned at common gate connections.*

6001

Euler Path

- For the majority of these gates we can find an arrangement of transistors such that we can butt adjoining transistors.
  - Careful selection of transistor ordering.
  - Careful orientation of transistor source and drain.
- Referred to as *line of diffusion*.

6002

Finding an Euler Path

Computer Algorithms

- It is relatively easy for a computer to consider all possible arrangements of transistors in search of a suitable Euler path.

 This is not so easy for the human designer.

One Human Algorithm

- Find a path which passes through all n-transistors exactly once.
- Express the path in terms of the gate connections.
- Is it possible to follow a similarly labelled path through the p-transistors?
  - Yes – you've succeeded.
  - No – try again (you may like to try a p path first this time).

6003

Finding an Euler Path

$$Z = \overline{(A \bullet C) + B}$$

Here there are four possible Euler paths.

6004

Finding an Euler Path

Z

C A B Z

6005

Euler Path Example

$Z = \overline{(A \bullet B) + (C \bullet D)}$

A B

C D

Z

A C

B D

1 2 3 4 5

1 2 3 4 5

Z

Z

1. Find Euler path 　3. Route power nodes 　5. Route remaining nodes
2. Label poly columns 　4. Route output node 　6. Add taps[1] for PMOS and NMOS

A combined contact and tap, ■, may be used only where a power contact exists at the end of a line of diffusion. Where this is not the case a simple tap, ⊟ , should be used.

[1] 1 tap is good for about 6 transistors – insufficient taps may leave a chip vulnerable to latch-up

6006

Finding an Euler Path

$Z = \overline{(A+B+C) \bullet (D+E) \bullet F}$

C
A B C D E F
Z

E

B F

A

Z

F

D E

A B C

PDN Topolgy:

ODD

ODD

ODD

ODD

No possible path through n-transistors!

6007

Finding an Euler Path

$Z = \overline{(A+B+C) \bullet (D+E) \bullet F}$

C

E

B F

D

A

Z

D E

F

A B C

C B A F E D Z

6008

Finding an Euler Path

PUN Topolgy:

- No possible path through p-transistors.

- No re-arrangement will create a solution!

6009

Philosophers vs. Engineers

- The philosopher is happy to prove that there is no Euler path to be found.

- The engineer will use *partial Euler paths* to reach the best solution.

6010

Investigation of Euler paths leads to more efficient layout*

*not all gates will support a common Euler path for both PMOS and NMOS

6000

Multiple gates

7001

Two-layer Metal

Most modern VLSI processes support two or more metal layers.

The norm is to use only metal for inter-cell routing.

usually $\begin{matrix} \text{Metal1} \\ \text{Metal2} \end{matrix}$ for $\begin{matrix} \text{horizontal} \\ \text{vertical} \end{matrix}$ inter-cell routing $\begin{matrix} \text{(and for power rails)} \\ \text{(and for cell inputs and outputs).} \end{matrix}$

7003

Multiple gates

- Gates should all be of same height.

  – Power and ground rails will then line up when butted.

- All gate inputs and outputs are available at top and bottom.

  – All routing is external to cells.

  – Preserves the benefits of hierarchy.

- Interconnect is via *two conductor routing*.

  – In this case Polysilicon vertically and Metal horizontally.

7002

Standard Cell Design

Many ICs are designed using the standard cell method.

- Cell Library Creation

  A cell library, containing commonly used logic gates[1] is created for a process. This is often carried out by or on behalf of the foundry.

- ASIC[2] Design

  The ASIC designer must design a circuit using the logic gates available in the library.

  The ASIC designer usually has no access to the full layout of the standard cells and doesn't create any new cells for the library.

  Layout work performed by the ASIC designer is divided into two stages:

  – Placement

  – Routing

---

[1] note that a standard cell may include transistors from more than one basic function (e.g. NAND + inverter to give AND) but will normally be designed *flat* i.e. without layout hierarchy.

[2] Application Specific Integrated Circuit

7004

Standard Cell Design

Choosing a set of cells for a cell library

- There is no set size for a cell library.

- Theoretically just one cell (   ) or one type of cell (,   ,   , ...) is sufficient for a cell library.

- The use of more complex cells allows for designs optimised for area and/or performance:

Multiplexer standard cell

(single cell – no hierarchy)

- Which basic gates; which compound gates; which sequential gates?

- Do we provide different versions of the same gate (e.g. small area version, high drive version)? If so, how many different versions?

Standard Cell Design

### Layout and Abstract Views of a Standard Cell

The partial cell layout usually given to the ASIC designer is known as a black box or *abstract* view. The abstract:

- must include cell ports and a cell boundary

- may include some or all of the metal mask information

Placement & Routing

Placement

Cells are placed in one or several equal length lines with inter-digitated power and ground rails.

Placement & Routing

Routing

In the routing channels between the cells we route metal1 horizontally and metal2 vertically.

Placement & Routing

Two conductor routing

- $\dfrac{\text{Conductor A}}{\text{Conductor B}}$ for $\dfrac{\text{horizontal}}{\text{vertical}}$ inter-cell routing [3]

- This logical approach means that we should never have to worry about signals crossing.

  This makes life considerably easier for a computer (or even a human) to complete the routing.

- We must only ensure that two signals will not meet in the same horizontal or vertical channel.

- Computer algorithms can be used to ensure placement of cells such that wires are short.[4]

- Further computer algorithms can be used to optimize the routing itself.

---

[3]In the two-metal example Conductor A is Metal1 and Conductor B is Metal2

[4]In VLSI circuits we often find that inter-cell wiring occupies more area than the cells themselves.

7009

Standard Cell Design

More Metal Layers

With three or more metal layers it is possible to take a different approach.
The simplest example uses three metal layers.

- Standard Cells

  Use only metal1 except for I/O which is in metal2

- Two Conductor Routing

  Uses metal2 and metal3

LAYOUT   **ABSTRACT**   **ROUTING**

7010

Standard Cell Design

More Metal Layers

With this approach we can route safely over the cell to the specified pins leading to much smaller gaps between cell rows.

7011

Standard Cell Design

Alternative Placement Style

By flipping every second row it may be possible to eliminate gaps between rows.
N-wells are merged and power or ground rails are shared.
This approach is normally associated with sparse rows and non channel based routing algorithms.

7012

LAYOUT   ABSTRACT   ROUTING

1 METAL LAYER

2 METAL LAYERS

3 METAL LAYERS

NAND2

Vdd!   Vdd!

GND!   GND!

A   B   Y

7000

System Design Choices

- Programmable Logic
  - PLD
    - e.g. Lattice ispGAL22V10, Atmel ATF1502 CPLD
 - Field Programmable Gate Array (FPGA)
    - e.g. Intel Cyclone V, Xilinx Artix-7/Zync-7000

- Semi-Custom Design
  - Mask Programmable Gate Array
    - e.g. ECS CMOS Gate Array
         Intel HardCopy II structured ASICs
  - Standard Cell Design
    - e.g. AMS CORELIB 0.35μm cell library

- Full Custom Design

System Design Choices

- Programmable Logic   START HERE
  - Best possible design turnaround time
  - Cheapest for prototyping
  - Best time to market
  - Minimum skill required

- Semi-Custom Design

- Full Custom Design
  - Cheapest for mass production
  - Fastest
  - Lowest Power
  - Highest Density[1]
  - Most skill required

---

[1]optimization limited by speed/power/area trade off

Programmable Logic

ICT PEEL22CV10   Source: ICT

- One time use - Fuse programmable.

- Reprogrammable - UV/Electrically Erasable.

Field Programmable Gate Array – Xilinx XC4000

- Configurable Logic Blocks (CLBs) & I/O Blocks[2]

- Programmable Interconnect

---

[2]Xilinx XC4013 has 576 (24 × 24) CLBs and up to 192 (4 × 48) user I/O pins.

Field Programmable Gate Array – Xilinx XC4000 CLB

8005

Artix-7 – SLICEM CLB

8006

Xilinx Artix-7 – SLICEM CLB[3]

- 4x 6-input Look-Up Tables (LUTs) for combinational logic
- Carry chain supporting fast carry lookahead
- 8x storage elements

LUTs can be alternatively configured as

- 256 bits RAM
- 32-bit shift register

---

[3]Xilinx XC7A200T has 16,825 CLBs (each containing 2 slices) and up to 500 user I/O pins.

8007

FPGA - System On Chip

Modern FPGAs are big enough for:

- One or more soft-core processors
- Program memory
- Data memory
  + specialist hardware

The new trend is for FPGAs with hard processors built in:

- Xilinx Zync-7000 includes dual-core ARM A9
- Intel Cyclone V SE includes dual-core ARM A9
- Cypress PSoC 4 includes ARM Cortex-M0 and programmable digital[4] and analog blocks

---

[4]here the digital block is PLD rather than FPGA

8008

Mask Programmable Gate Array

9 Output Pads

V_DD Pad

8 Input Pads

68 Gate Sites
arranged as 4 columns
of 17 sites each.

8 Input Pads

GND Pad

9 Output Pads

8009

Standard Cell Design

- Logic Functions

- Auto Generated Macro Blocks
  - PLA
  - ROM
  - RAM
- System Level Blocks
  - Microprocessor core[5]

---
[5]Will support System On Chip applications.

8011

Mask Programmable Gate Array

- Customize Metal and Contact Window masks only.

8010

Full Custom

All design styles need full custom designers

- to design the base programmable logic chips
- to design building blocks for semi-custom

Where large ASICs use full custom techniques they are likely to be used alongside semi-custom techniques.

e.g. Hand-held computer game chip

- Full custom bitslice datapath

  hand crafted for optimum area efficiency and low power consumption

- Standard cell controller
- Macro block RAM, ROM

8012

	Programmable Logic	Semi−Custom	Full Custom
Skill Required	Little / Lots		
Time to Market	Quick / Slow		
One−off Manufacturing Cost	Cheap / Expensive		
Unit Cost In Production	Cheap / Expensive		
Speed	Fast / Slow		
Area	Small / Big		
Power	Low / High		

All design styles need full custom designers

A large ASIC (especially SoC) may mix Semi−Custom and Full Custom

8000