### Basic Processor Design – RISC

- All instructions are the same length
- typically 1 word (i.e. 16 bits)
- Load/Store Architecture
- All arithmetic and logic instructions deal only with registers and immedi-
- ADD R3, R2, R5 OR R3,13,R5  $R5 \leftarrow R3 \ | \ 13$  $R5 \leftarrow R3 + R2$
- Separate instructions are needed for access to locations in memory.
- LD [R4+13],R7 ST R7, [R4+13]  $mem(R4 + 13) \leftarrow R7$  $R7 \leftarrow mem(R4 + 13)$

mem(nnn) is shorthand for the data location in memory with address nnn.

Instruction set is maximally orthogonal

## Basic Processor Design – RISC

 $\mathrm{Q1}_{RISC}$ How many Register Addresses in an Arithmetic/Logic Instruction?

• Usually 2 or 3 for RISC

2: ADD Rx, Ry  $Rx \leftarrow Rx + Ry$ 

3: ADD Rx,Ry,Rz

 $Rz \leftarrow Rx + Ry$ 

### • Usually $2^n - 1$ for RISC

How many General Purpose Registers?

This gives  $2^n$  addressable registers including the dummy register,  $R0^2$ 

We then need n bits per register address in the instruction.

With a 16 bit instruction length, n = 2 (i.e. 3 registers + R0) or n = 3 (i.e.

registers + R0) are sensible values.

<sup>2</sup>R0 is always zero

2

### Basic Processor Design – RISC

How many Bits do we use for Short Immediates?

Used in instructions like

ST R7, [R4+13] ADD R3,5,R2  $mem(R4 + 13) \leftarrow R7$  $R2 \leftarrow R3 + 5$ 

giving 2's complement values in the range  $-2^{s-1} \le imm \le 2^{s-1} - 1$ Sensible values for a 16 bit instruction length are in the range  $4 \le s \le 9$ 

instructions in both Register-Register and Register-Immediate forms? Do we support All Arithmetic/Logic instructions and All Load/Store

- Some RISC processors support only Register-Immediate form for Load/Store instructions.
- instructions and Register-Immediate form for a subset of these instructions. Some RISC processors support Register-Register form for all Arithmetic/Logic


ယ

### Basic Processor Design – RISC

What Instruction Fields do we provide? How are they arranged?

- RISC instruction coding is highly orthogonal any instruction may use any
- Requirement for maximum length short immediate makes RISC coding tight.

A suitable coding for Arithmetic/Logic and Load/Store instructions is: Assume  $Q1_{RISC}$ : 3,  $Q2_{RISC}$ :  $2^n - 1$ ,  $Q3_{RISC}$ : s,  $Q3A_{RISC}$ : YES



Example: If n = 2 and s = 7 then x = 4 giving up to  $2^x$  (=16) instructions

an immediate (or literal) value is a data value encoded in the instruction word.

### Basic Processor Design – RISC


Most RISC processors support an instruction to set the upper bits of a register. The MIPS processor calls it LUI (load upper immediate) while the SPARC processor calls it SETHI.

For SPARC, the sequence of instructions required to set upper and lower parts of a register is:

SETHI 200, Rx  $\mathbf{Rx} \leftarrow \mathbf{200} \times 2^{10}$ ADD Rx, 5, Rx  $\mathbf{Rx} \leftarrow \mathbf{Rx} + \mathbf{5}$ 

Note that the  $\times 2^{10}$  (i.e. shift left by 10) value comes from the SPARC word length (32) less the length of the long immediate used for SETHI (22). In our example it will be  $\times 2^{16-l}$  where l is the length of our long immediate.

To code a SETHI or LUI instruction we need fewer fields:



Example: If n = 2 and x = 4 then l = 10.


Note:  $s + l \ge 16$  for the SETHI/ADD sequence to produce a 16 bit result.

S

## Basic Processor Design – RISC

### Example Coding #1

Assume Q1<sub>RISC</sub>: 3, Q2<sub>RISC</sub>: 3 (n = 2), Q3<sub>RISC</sub>: 7 (s = 7), Q3A<sub>RISC</sub>: YES This gives x = 4 and l = 10 with the coding shown below<sup>3</sup>:



In this example coding up to 16 instructions are supported, each of which supports either coding A (i.e. A0 and A1) or coding B.

This coding is loosely based on that of the SPARC processor family.

## Basic Processor Design – RISC

# $Q5_{RISC}$ What Instructions will we support?

Control Transfer   Branch if Zero   Jump and Linl	Data Movement Load Set H	Logic	Arithmetic	Type
Branch if Zero Jump and Link	Load Set High	Bitwise AND Bitwise Exclusive OR	Add Add with Carry	Function
JMPL Z8	LD SETHI	AND XOR	ADD ADDX	Mnemonic Function
Branch to Subroutine	Store	Bitwise OR Logical Shift Right	Subtract Subtract with Borrow	Function
BSR	ST	OR LSR	SUBX	Mnemonic

This set has been chosen based on a maximum of 16 instructions (to match example coding #1), with support for a complete set of common arithmetic and logical functions (note that multiply is too complex to be included, while shift left is accomplished by adding a number to itself).

The control transfer functions are a minimum set to support subroutines. BZ provides a conditional PC relative branch (unconditional if R0 is tested). BSR provides a PC relative branch which stores the calling address in a register. JMPL provides the ability to return from a subroutine and also the ability to jump a long way.

7

### Basic Processor Design – RISC

${\sf Q5A}_{RISC}$	Define Asse	mbly	Define Assembly Language Syntax <sup>4</sup> and Semantics.	and Semantics.
	Mnemonic Format Syntax	Format	Syntax	Semantics
Arithmetic	$ADD^*$	⊳	ADD Rs1,Op2,Rd $Rd \leftarrow Rs1 + Op2$	$Rd \leftarrow Rs1 + Op2$
			where Op2 is either Rs2 or simm7	2 or simm7
	$SUB^*$	⊳	SUB Rs1,Op2,Rd	$Rd \leftarrow Rs1 - Op2$
	$ADDX^*$	$\triangleright$	ADDX Rs1,Op2,Rd	$Rd \leftarrow Rs1 + Op2 + C$
	SUBX*	⊳	SUBX Rs1,Op2,Rd	$Rd \leftarrow Rs1 - Op2 - C$
Logic	AND	⊳	AND Rs1, Op2, Rd	$Rd \leftarrow Rs1 \& Op2$
	OR	⊳	OR Rs1,Op2,Rd	$Rd \leftarrow Rs1 \mid Op2$
	XOR	$\triangleright$	XOR Rs1,Op2,Rd	$Rd \leftarrow Rs1 ^ Op2$
	$LSR^*$	A	LSR Rs1,Rd	$Rd \leftarrow Rs1 >> 1$
Data Movement LD	nt LD	A	LD [Rs1+Op2],Rd	$Rd \leftarrow mem(Rs1 + Op2)$
	TS	A	ST Rd, [Rs1+Op2]	$mem(Rs1 + Op2) \leftarrow Rd$
	SETHI	В	SETHI simm10,Rd	$Rd \leftarrow simm10 << 6$
Control Transfer BZ	fer BZ	В	BZ Rd,simm10	$if \; (Rd=0) \; then \; PC \leftarrow PC \; + \;$
	BSR	В	BSR simm10,Rd	$Rd \leftarrow PC$ ; $PC \leftarrow PC + simm$
	JMPL	A	JMPL Rs1+Op2,Rd	JMPL Rs1+Op2,Rd $Rd \leftarrow PC$ ; $PC \leftarrow Rs1 + Op2$

<sup>4</sup>operand order follows SPARC convention

\*marked commands update the Carry flag (C)

7 + simm10

<sup>3</sup>note that in this example short and long immediates (simm7 and simm10) are signed numbers

Basic Processor Design – RISC

 $Q5B_{RISC}$ What Opcodes will be Assigned?

	ı	ı	Ì	Op[3:2]	<u>/c</u>
10	1	2	00		Op[1:0]
10 SETHI	TD	SUB	ADD	00	
_	ST	SUBX	ADDX	01	
BZ	-	XOR	AND	11	_
BSR	JMPL	LSR	OR	10	_
Format B		Format A		•	-

Instructions are grouped so that decoding is simple.