Teams and Declaration of Specialisms


Week 4 Week 5 Week 6 Week 7 Week 9 Week 10 Week 12
Team Name Research Report

19 Feb
4 pm

 Draft Design

20 Feb
12 noon

 Initial Design

26 Feb
4 pm

 Behavioural Model
(4 instructions)

27 Feb
2 pm

 Behavioural Model

5 Mar
4 pm

 Basic Datapath Simulation (ALU + Registers)

6 Mar
12 noon

 extra

7 Mar
4 pm

 Cross Simulation

12 Mar
4 pm

 Placed and Routed Control Unit Simulation

13 Mar
12 noon

 Placed and Routed Pad Ring Simulation

27 Mar
12 noon

 Design Submission

2 May
4 pm

 Project Report

13 May
4 pm
Instruction
Set		 Datapath
Diagram		 Instruction
Set		 Datapath
Diagram		 Verilog
Model		 Multiplication
Code		 Magic
Datapath		 Verilog
Control		 Design
Files		 Programmer's
Guide
L1 cz2g13 1 ALL X X ALL
L1 dw9g13 2 ALL X X X ALL
L1 tl7e13 4 ALL X X ALL
L1 yc4g13 5 ALL X X X ALL
L1 yl15g13 3 ALL X X X X ALL
L2 bq1e13 3 ALL X X X ALL
L2 lg5g13 1 ALL X X X ALL
L2 ll9e13 5 ALL X X X ALL
L2 sd5g13 4 ALL X X X ALL
L2 yc2e13 2 ALL X X ALL
L3 bj1g13 5 ALL X X X ALL
L3 gl3g13 2 ALL X X X ALL
L3 nx1g13 4 ALL X X ALL
L3 yz25g13 3 ALL X X ALL
L3 zm3g13 1 ALL X X X X ALL
L4 fw1e13 4 ALL X X X ALL
L4 sd3g13 1 ALL X X X ALL
L4 xz10e13 3 ALL X X X ALL
L4 sc13e13 5 ALL X X ALL
L4 zc3e13 2 ALL X X X ALL
L5 xw16g13 1 ALL X X X ALL
L5 yl4e13 2 ALL X X X ALL
L5 wl11g11 4 ALL X X X X ALL
L5 zc6g13 5 ALL X X ALL
L5 jh5g13 3 ALL X X ALL
R1 tl6g13 2 ALL X X X ALL
R1 ny1e13 4 ALL X X ALL
R1 yz16g13 5 ALL X X X ALL
R1 yh6g13 3 ALL X X ? ALL
R1 yh5g13 1 ALL X ? X X ALL
R2 qh2g13 4 ALL X X X ALL
R2 ly7g13 2 ALL X X X ALL
R2 hz3e13 3 ALL X X X ALL
R2 xl15e13 5 ALL X X X ALL
R2 ll10e13 1 ALL X X ALL
R3 at3g10 5 ALL X X X ALL
R3 afs1g13 1 ALL X X X ALL
R3 pc3g10 3 ALL X X ALL
R3 rs5g10 4 ALL X X X ALL
R3 us3g09 2 ALL X X X ALL
R4 ajr2g10 2 ALL X X ALL
R4 hl13g10 3 ALL X X X X ALL
R4 mw20g10 4 ALL X X X X ALL
R4 arr1g13 5 ALL X X X X ALL
R5 ac6g13 2 ALL X X X ALL
R5 aks1g13 5 ALL X X X ALL
R5 gja1g13 3 ALL X X X ALL
R5 ng2g10 4 ALL X X ALL
R5 zdj1g13 1 ALL X X X ALL