Teams and Declaration of Specialisms


Week 3 Week 4 Week 5 Week 6 Week 10 Week 12
Team Name Research Report

15 Feb
4 pm

 Draft Design

16 Feb
12 noon

 Initial Design

22 Feb
4 pm

 Behavioural Model
(4 instructions)

23 Feb
2 pm

 Behavioural Model

29 Feb
4 pm

 Basic Datapath Simulation (ALU + Registers)

1 Mar
12 noon

 extra

2 Mar
4 pm

 Cross Simulation

7 Mar
4 pm

 Placed and Routed Control Unit Simulation

8 Mar
12 noon

 Design Submission

4 May
4 pm

 Project Report

15 May
4 pm
Instruction
Set		 Datapath
Diagram		 Instruction
Set		 Datapath
Diagram		 Verilog
Model		 Multiplication
Code		 Magic
Datapath		 Verilog
Control		 Design
Files		 Programmer's
Guide
A2 cmap1g11 5 ALL x x x ALL
A2 ha2g11 3 ALL x x x x x ALL
A2 jssj1g11 5 ALL x x x ALL
A2 esg1g11 4 ALL x x x x x ALL
A2 as16g11 1 ALL x x x ALL
A2 as21g11 2 ALL x x x ALL
A3 ok1e11 3 ALL x x ALL
A3 me7g11 5 ALL x x x ALL
A3 yj2e11 4 ALL x x x ALL
A3 ggk1g11 2 ALL x x ALL
A3 lz3e11 1 ALL x x x ALL
A4 ss11g11 4 ALL x x x x x ALL
A4 mrk1g11 3 ALL x x x ALL
A4 umb1g11 1 ALL x x x x x ALL
A4 rma1g11 2 ALL x x x ALL
A4 vm2e11 5 ALL x x x ALL
A5 xy1g11 ALL x x x x x ALL
A5 dc3g11 ALL x x x x x ALL
A5 mh11e11 ALL x x x x x ALL
A5 xm3e11 ALL x x x x x ALL
A5 zc1g11 ALL x x x x ALL
A6 by1e11 5 ALL x x x x ALL
A6 rz4e11 3 ALL x x ALL
A6 yz14e11 1 ALL x x ALL
A6 mw12e11 2 ALL x x ALL
A6 rc9g10 4 ALL x x x ALL
A6 xz7e11 ALL ALL
A7 jw24g08 2 ALL x x ALL
A7 na7g08 3 ALL x x ALL
A7 nh2g08 5 ALL x x ALL
A7 irc1g08 4 ALL x x x ALL
A7 ab22g08 1 ALL x x ALL
A7 ml14g08 5 ALL x x ALL
B1 wx2g11 3 ALL x x ALL
B1 yl3g11 5 ALL x x x ALL
B1 ys2e11 2 ALL x x x ALL
B1 jl12e11 1 ALL x x x ALL
B1 ml7g11 4 ALL x x ALL
B2 zq1g11 ALL x x x ALL
B2 lh7g11 ALL x x ALL
B2 cuhs1g11 ALL x x x ALL
B2 pf1e11 ALL x x x ALL
B2 yg9e11 ALL x x x ALL
B3 am10g11 5 ALL x x x ALL
B3 zp2e11 1 ALL x x x ALL
B3 xl2g11 3 ALL x x x ALL
B3 fw4g11 4 ALL x x x ALL
B3 ky2g11 2 ALL x x x ALL
B4 gm3g11 2 ALL x x x ALL
B4 jl36g11 5 ALL x x x ALL
B4 zm4e11 3 ALL x x ALL
B4 zl4g11 1 ALL x x ALL
B4 cf3g11 4 ALL x x ALL
B5 qz9g11 3 ALL x x x ALL
B5 jn3e11 4 ALL x x x ALL
B5 gh1g11 5 ALL x x ALL
B5 hw2g11 5 ALL x x ALL
B5 xw6e11 1 ALL x x ALL
B5 sd3g11 2 ALL x x ALL