



**Figure A1: Mask level layout of circuit elements**

