



Figure A1: Mask level layout of a two-input CMOS NAND gate



This page should be printed in colour on plain white paper