



**Figure B1: Mask level layout of a two-input CMOS gate**

