

ENG - 472

0.35µm CMOS C35 SPICE Models

Company Confidential

Copyright

Copyright © 1997-2014, ams AG, Tobelbader Strasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered [®]. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Contents

| 1 | Introduction | 3 |
|------|--|------------|
| 1.1 | Revision | 3 |
| 1.2 | Related Documents | 3 |
| 2 | Simulation Models | 4 |
| 2.1 | Introduction | 4 |
| 2.2 | Parameter Extraction | . 4 |
| 2.3 | MOS Transistor Model | 5 |
| 2.4 | Waffle Transistor Model | . 7 |
| 2.5 | HV MOS Transistor Model | 9 |
| 2.6 | Bipolar Transistor Model | 9 |
| 2.7 | Well Resistor Model | 12 |
| 2.8 | Diffusion Resistor Model | 12 |
| 2.9 | Poly2 and High Resistive Poly Resistor Model | 13 |
| 2.10 | Low TC Poly Resistor Model | 14 |
| 2.11 | Poly and MIM Capacitor Model | 15 |
| 2.12 | MOS Capacitor Model | 16 |
| 2.13 | Diode Model | 17 |
| 2.14 | Zener Diode Model | 17 |
| 2.15 | Schottky Barrier Diode Model | 18 |
| 2.16 | Model Feature Overview Table | 19 |
| 2.17 | Summary of Simulation Models | 21 |
| 2.18 | Circuit Simulators and Models | <u>2</u> 4 |
| 3 | Characteristic Curves | 25 |
| 3.1 | Introduction | 25 |
| 3.2 | MOS Transistor Characteristics | 26 |
| 3.3 | Bipolar Transistor Characteristics | 70 |
| 3.4 | Well Resistor Characteristics | 71 |
| 3.5 | Poly Resistor Temperature Characteristics | 72 |
| 3.6 | Capacitor Characteristics | 73 |
| 3.7 | Schottky Barrier Diode Characteristics | 74 |
| 4 | Support | 75 |



1 Introduction

1.1 Revision

Change Status of Pages

(including short description of change)

| Revision | Date | Changes | Affected pages |
|----------|------------|--|----------------|
| 1.0 | March 2013 | First version of document specification New: HiSIM2.5.1 is supported for MOSFETs, Waffle transistor model, CPMIM model. Changed: CMIM model. | 1-73 |
| 2.0 | March 2014 | Changed: improved models for the Schottky barrier diode | 18,20,23,25,74 |

1.2 Related Documents

| Description | Document Number |
|------------------------------------|-----------------|
| 0.35µm CMOS C35 Process Parameters | ENG - 182 |
| 0.35µm CMOS C35 Design Rules | ENG - 183 |
| 0.35µm CMOS C35 Noise Parameters | ENG - 189 |
| 0.35µm CMOS Matching Parameters | ENG - 228 |
| C35 ESD Design Rules | ENG-236 |
| Standard Family Cells | ENG-42 |
| Assembly Related Design Rules | ASSY-15 |

2 Simulation Models

2.1 Introduction

This section presents a summary of circuit simulation models for MOS transistors, CMOS compatible bipolar transistors, resistors and capacitors.

The characterization temperature range is -40°C <=T<=180°C.

The simulation parameters are intended for use with the analog circuit simulator SPICE or one of the improved simulators derived from SPICE (e.g. ELDO, SPECTRE, HSPICE) or any other simulation program which contains SPICE compatible models. Technology files for other circuit simulation tools are available on request. All parameters and technology files are available via internet, by email or with the HitKit.

The information in this document is not exhaustive and does not intend to cover all possible limitations.

2.2 Parameter Extraction

High precision mixed analog and digital circuit simulation requires good parameter extraction strategies and accurate models. In general, the quality of a parameter extraction procedure depends on the selection of measured data (1), on the parameter extraction program (2) and on the simulation model (3).

The Input Data

We use measured current-voltage and conductance-voltage characteristics of a matrix of element geometry under all operating conditions. The geometry and the operating points are carefully selected in order to fulfill the requirements of typical mixed analog-digital design applications.

The Parameter Extraction Program

This program contains tools for extracting and optimizing the SPICE model parameters. The nonlinear least-square-fit routine can optimize multiple devices with respect to multiple bias conditions in order to reduce the error between the simulated data and the measured data.



2.3 MOS Transistor Model

We supply SPICE parameters for the BSIM3v3.24 and for the HiSIM2.5.1 model.

2.3.1 BSIM3v3.24 MOS Transistor Model Features

- Modeling for ids, gm and gds for all MOS transistor operation regions up to the maximum operating conditions.
- Modeling of impact ionization including body current and the resulting additional drain current.
- Modeling of the bias dependent and bias independent overlap capacitances.
- Use of the BSIM3v3 1/f and thermal noise equation.
- Device mismatch modeling for threshold voltage and mobility.
- Modeling temperature range validity -40°C up to 180°C

2.3.2 BSIM3v3.24 MOS Transistor Model Limitations and Restrictions

- The MOS transistor model is valid within the specified operation conditions only.
- The SPICE models for the devices listed in this document are intended for analog/mixed signal applications only.
- MOS transistor models are valid only up to a frequency of 1GHz for minimum channel length.
- The model does not include poly depletion effects or finite thickness charge layer effects.

2.3.3 BSIM3v3.24 MOS Transistor Worst Case Corner Model

We supply typical mean (TM) parameters, which have been extracted from typical wafers. Additionally, the worst case tolerances of the main parameters are given. They can be used to establish worst case parameter sets. Four predefined worst case parameter sets are available: WP=worst case power=fast NMOS & fast PMOS, WS=worst case speed=slow NMOS & slow PMOS, WO=worst case one=fast NMOS & slow PMOS, WZ=worst case zero=slow NMOS & fast PMOS. Statistical parameter sets for Monte Carlo simulations (MC) are available on request.

Please note that parameters do not vary independently:

NMOS and PMOS transistors of the same wafer should have the same TOX, XW, etc.

Even for one type of transistor, most parameters are correlated. In principle only the four parameters TOX, XL, XW and VTH0 are linearly independent and their tolerances are related to process variations. We have additionally specified the tolerances of the first-order parameters NSUB, NCH and UO although they are correlated with VTH0. On the other hand we have neglected all variations of parameters describing second order effects.

The worst case tolerances of K1 and K2 are calculated from the worst case tolerances of TOX, NSUB, and NCH.

Note: The circuit simulation parameters are extracted from the complete set of model equations in order to give the best fit of the entire characteristic for all operating points. The process control



parameters are extracted from simplified model equations. Hence, circuit simulation parameters may differ from their corresponding process control transistor parameters.

Following BSIM3v3.24 SPICE parameters are varied within the worst case parameter sets

| tox | gate oxide thickness (related to TGOX) |
|------------|--|
| vth0 | threshold voltage large transistor (related to VTO10X10) |
| u0 | carrier mobility (related to KP) |
| xl | channel length offset parameter (related to LEFF) |
| XW | channel width offset parameter (related to WEFF) |
| nsub, nch | Substrate and channel doping concentration (related to GAMMA and TGOX) |
| cgsl, cgdl | light doped source/drain-gate overlap capacitance (related to TOX) |
| cgbo | gate-bulk overlap capacitance (related to TOX) |
| rsh | drain-source diffusion resistance (related to RDIFF) |
| cj, cjsw | area and sidewall junction capacitance (related to CJ, CJSW) |

2.3.4 HiSIM2.5.1 Transistor Model Features

- Surface potential based model.
- Quantum-Mechanical Effects.
- Channel-Length Modulation.
- Narrow-Channel Effects.
- Source/Bulk and Drain/Bulk Diode Models.
- Non-Quasi-Static (NQS) Model.
- HiSIM2 uses advanced 1/f noise model describing carrier and mobility fluctuations. For thermal noise modeling no additional model parameters are required as being a function of the surface potential and its derivatives.
- Modeling for ids, gm and gds for all HV MOS transistor operation regions up to the maximum operating conditions for the specified layout.
- Device mismatch modeling.
- Sub-threshold current and leakage modeling.
- Modeling temperature range validity -40°C up to 180°C.
- Parasitic Models:

We supply extended transistor models including additional drain-well diodes and substrate diodes for a more realistic simulation of diode-leakage and parasitic capacitance.

• SOAC Models:

Models including Safe Operating Area Check (SOAC) are provided for simulators SPECTRE and Eldo. The models enable the interactive checking of operating conditions during circuit simulation. It is highly recommended to use those models for high voltage design application.

2.3.5 HiSIM2.5.1 Transistor Model Limitations and Restrictions

• The MOS transistor model is valid within the specified operation conditions only.



- The SPICE models for the devices listed in this document are intended for analog/mixed signal applications only.
- RF modeling is not supported.
- The model does not include poly depletion effects or finite thickness charge layer effects.
- The model does not include gate current model effects.

2.3.6 HiSIM2.5.1 Worst Case model

| Following HiSIM_HV SP | ICE parameters are varied within the worst case corner parameter sets: |
|-----------------------|---|
| tox | gate oxide thickness (related to TGOX) |
| vfbc | flat-band voltage (related to VTO10X10) |
| mueph1,muephl | phonon scattering (related to KP and IDSAT) |
| xl | channel length offset parameter (related to LEFF) |
| XW | channel width offset parameter (related to WEFF) |
| nsubc, nsubp | Substrate doping and maximum pocket concentration |
| | (related to GAMMA and TGOX) |
| clm6 | channel-length-modulation parameter (related to GDS) |
| vmax | saturation velocity (related to IDSAT) |
| lover | lightly doped source/drain-gate overlap length (related to TOX) |
| cgso, cgdo | source/drain-gate overlap capacitance (related to TOX) |
| cgbo | gate-bulk overlap capacitance (related to TOX) |
| rsh | source/drain sheet resistance of diffusion region (related to RDIFF) |
| cj, cjsw | area and sidewall junction capacitance at zero bias (related to CJ, CJSW) |
| | |

2.4 Waffle Transistor Model

The waffle structure is a transistor array where a specific S/D diffusion is shared by four transistors (in a center device), by two transistors (in an edge device) or by one transistor only (corner device). Alternating metal stripes for source and drain connect all transistors of the array in parallel. 3.3V and 5V waffle transistors are provided: NMOSW, PMOSW, NMOSMW and PMOSMW. We supply SPICE parameters for a BSIM3v3.24 based sub-circuit model shown in Fig.2.1, which is a parallel connection of three components: center, edge and corner transistors.



Fig.2.1 The waffle transistor sub-circuit model.

2.4.1 Device Restrictions

The following parameters can be set in the simulation environment:

• Number of rows and columns

• Channel length L=0.5 um to L=3 um continuous scalable.

Constant parameters are:

- Gate to S/D diffusion contact distance = 1.2 um = const.
- Width of a transistor: W = 4 um = constant.

The simulation sub-circuit and the PCELL are generated according to the chosen number of columns and rows.

2.4.2 Waffle MOS Transistor Model Features

- Modeling for ids, gm and gds for all MOS transistor operation regions up to the maximum operating conditions for the specified layout.
- Use of the SPICE 1/f and thermal noise equation.
- Modeling temperature range validity -40°C up to 180°C

2.4.3 Waffle MOS Transistor Model Limitations and Restrictions

- The MOS transistor model is valid within the specified operating conditions only.
- The SPICE models for the devices listed in this document are intended for analog/mixed signal applications only. RF modeling is not supported.
- The model does not include poly depletion effects or finite thickness charge layer effects.
- The impact ionization and the resulting body and drain current are not modeled.
- Self-heating is not modeled.
- The compact waffle structure must not be used for current mirror applications. Current mirrors can be realized by isolating the mirror diode. This can be achieved by splitting the shared diffusions.

2.4.4 Waffle Transistor Worst Case Corner Model

Following BSIM3v3 SPICE parameters are varied within the worst case corner parameter sets

| tox vth0 | gate oxide thickness (related to TGOX) threshold voltage large transistor (related to VTO3N) |
|-------------|---|
| u0 | carrier mobility (related to KP) |
| xl | channel length offset parameter (related to LEFF) |
| XW | channel width offset parameter (related to WEFF) |
| nsub, nch | Substrate and channel doping concentration (related to GAMMA and TGOX) |
| cgsl, cgdl | light doped source/drain–gate overlap capacitance(related to TOX) |
| cgbo | gate-bulk overlap capacitance (related to TOX) |
| cj, cjsw | area and sidewall junction capacitance (related to CJ, CJSW) |

2.5 HV MOS Transistor Model

We supply SPICE parameters for the BSIM3v3.24 sub-circuit model.

2.5.1 HV MOS Transistor Model Features

- Modeling for ids, gm and gds for all HV MOS transistor operation regions up to the maximum operating conditions for the specified layout.
- Use of the SPICE 1/f and thermal noise equation.
- Modeling temperature range validity -40°C up to 180°C

2.5.2 HV MOS Transistor Model Limitations and Restrictions

- The MOS transistor model is valid within the specified operating conditions only.
- The SPICE models for the devices listed in this document are intended for analog/mixed signal applications only. RF modeling is not supported.
- The model does not include poly depletion effects or finite thickness charge layer effects.
- The impact ionization and the resulting body and drain current is not modeled.
- Self heating is not modeled.

2.5.3 HVMOS Transistor Worst Case Corner Model

Following HV MOS BSIM3v3 SPICE parameters are varied within the worst case corner parameter sets

| tox vth0 | gate oxide thickness (related to TGOX) threshold voltage large transistor (related to VTO10X10) |
|---------------------------------|---|
| u0 | carrier mobility (related to KP) |
| xl | channel length offset parameter (related to LEFF) |
| XW | channel width offset parameter (related to WEFF) |
| nsub, nch cgsl, cgdl cgbo | Substrate and channel doping concentration (related to GAMMA and TGOX) light doped source/drain–gate overlap capacitance(related to TOX) gate-bulk overlap capacitance (related to TOX) |
| rhv | drain-source diffusion resistance (related to ron) |
| cj, cjsw | area and sidewall junction capacitance (related to CJ, CJSW) |

2.6 Bipolar Transistor Model

Two parasitic bipolar devices are inherently available for design in any CMOS technology: VERT10 and LAT2

The **vertical bipolar transistor** (VERT10) uses the substrate as the (common) collector, the well as the base and diffusion as the emitter. We supply SPICE parameters for the standard SPICE Gummel-Poon model for VERT10 for the fixed layout.

The CMOS-compatible **lateral bipolar transistor** (LAT2) consists of a diffusion square as the emitter, a diffusion ring around it as the collector and a well as the base. Emitter and collector are separated by gate area. We supply SPICE parameters for a special sub-circuit model based on the standard SPICE Gummel-Poon for LAT2 (Fig. 2.2) for the fixed layout.



Fig.2.2 Equivalent circuit of the lateral bipolar transistor (LAT2).

The complete LAT2 transistor is modeled with main bipolar transistor (QL) and additional two vertical parasitic transistors under the emitter (QVE) and the collector (QVC). Both the vertical collector current as well as the parasitic substrate current is modeled. Though the PMOS transistor between the E and C region of the LAT device is indicated, it is not modeled. The gate (G) voltage VGB=2V was applied during the measurements for the model.

Note: The circuit simulation parameters are extracted from the complete set of model equations in order to give the best fit of the entire characteristic for all operating points. The process control parameters are extracted from simplified model equations. Hence, the circuit simulation parameters BF, IKF and VAF may differ from their corresponding process control transistor parameters BETA, ICHB and VAF.

2.6.1 Bipolar Transistor Model Features

- Modeling temperature range validity -40°C up to 180°C
- 1/f noise modeling for VERT10
- VERT10 mismatch modeling for forward gain current beta and saturation current IS.

2.6.2 Bipolar Transistor Model Limitations and Restrictions

- The collector current of LAT2 (lateral PNP bipolar transistor) is a function of the gate voltage. The circuit simulation parameters are valid for a positive gate-emitter voltage VGE of about 1 V. For zero or negative gate-emitter voltages, the collector current is increased considerably by the parasitic MOS current. This effect is not included in the circuit simulation model.
- Lateral and vertical PNP transistor models are valid only up to a frequency of 800MHz.
- 1/f noise and mismatch parameters are not available for LAT2



2.6.3 Bipolar Transistor Worst Case Corner Model

We supply parameters, which represent the typical mean (TM) process condition. Additionally, the worst case tolerances of the main parameters are available. They can be used to establish worst case parameter sets. Three predefined worst case parameter sets are available: HS = high speed & high beta, LB = low speed & low beta, HB = low speed & high beta. Statistical parameter sets for Monte Carlo simulations (MC) are also available on request.

VERT10: Following Gummel - Poon SPICE parameters are varied within the worst case corner parameter sets

| is | saturation current (related to VBE) |
|-----|---|
| bf | current gain (related to BETA) |
| vaf | Early voltage (related to VAF) |
| cje | e-b junction capacitance (related to CJP) |
| cjc | b-c junction capacitance (related to CJN) |
| ikf | forward beta high current roll off |
| rb | base resistor (related to RPWELLS and RPWELLR) |
| rbm | minimum base resistor at high currents |
| re | emitter resistor (related to RDIFF) |
| rc | collector resistor (related to RPWELLS and RPWELLR) |
| tf | ideal forward transit time |

Lat2: Following Gummel - Poon SPICE parameters are varied within the worst case corner parameter sets

is saturation current (related to VBE) bf forward current gain (related to BETA) bfv forward current gain for vertical pnp at emitter side (related to BETA) vaf Early voltage (related to VAF) e-b junction capacitance (related to CJP) cje b-c junction capacitance (related to CJN) cjc ikf forward beta high current roll off rb base resistor (related to RPWELLS and RPWELLR) rbm minimum base resistor at high currents emitter resistor (related to RDIFF) re collector resistor (related to RPWELLS and RPWELLR) rc ideal forward transit time tf

2.7 Well Resistor Model

The following non-linear resistor is available for design: RNWELL

Field well resistors (covered by field oxide) are available for design. Well resistors have a non-linear terminal-voltage and bulk-voltage dependence of their resistance due to the resistor-to-bulk diodes, which cannot be described by the 2-terminal resistor model in SPICE.

2.7.1 Well Resistor Model Features

- We supply model parameters for the 3-terminal SPICE JFET model. The substrate is the gate of the JFET.
- Modeling temperature range validity -40°C up to 180°C

2.7.2 Well Resistor Model Limitations and Restrictions

- RNWELL is a field n-well resistor (covered by field oxide). Device n-well resistors (covered by gate oxide) are not supported.
- The JFET noise model in SPICE is only valid in saturation. Therefore, it is recommended to replace n-well resistors by standard resistors for correct simulation of the thermal noise.
- The model is only valid up to |5V|.
- The model is valid for L/W > 5 only
- 1/f noise and mismatch modeling is not included

2.7.3 Well Resistor Worst Case Model

Following SPICE parameters are varied within the worst case corner parameter sets:

| beta | sheet resistance | (related to RNWELL) |
|------|------------------|---------------------|
|------|------------------|---------------------|

wd width reduction (related to WNWELL)

cj, cjsw area and sidewall junction capacitance

2.8 Diffusion Resistor Model

Model parameters for the diffusion resistors RDIFFN3 and RDIFFP3 are available. These resistors are only intended for use in periphery cells.

2.8.1 Diffusion Resistor Model Features

- We supply model parameters for the 3-terminal SPICE JFET model. The model includes the parasitic temperature dependent leakage current and the junction capacitances. The substrate is the gate of the JFET.
- Modeling temperature range validity -40°C up to 180°C

2.8.2 Diffusion Resistor Model Limitations and Restrictions

- The model is valid for L/W > 5 only
- 1/f noise and mismatch modeling is not included

am

2.8.3 Diffusion Resistor Worst Case Model

Following resistor SPICE parameters are varied within the worst case corner parameter sets:

| elated to RDIFFN/RDIFFP) |
|--------------------------|
| elated to RDIFFN/RDIFFP |

width reduction (related to WDIFFN/WDIFFP) wd

area and sidewall junction capacitance cj, cjsw

2.9 Poly2 and High Resistive Poly Resistor Model

The voltage and temperature modeling of RPOLY2, RPOLY2P, RPOLY2PH and RPOLYH is taken into account by the following equations:

L

W

WD

R(T)

R(T0)

Temperature modeling:

$$\frac{R(T)}{R(T0)} = 1 + TCR1 \cdot (T - T0) + TCR2 \cdot (T - T0)^2$$

Voltage dependent modeling:

 $RV(W) = TCR1 \cdot RTH \cdot W^{WEX}$

drawn resistor length drawn resistor width width reduction parameter temperature dependent resistor resistor at 27°C linear temperature coeff. quadratic temperature coeff. width exponent width dependent voltage coeff.

2.9.1 Poly2 and high resistive poly Resistor Model Features

- Modeling temperature range validity -40°C up to 180°C •
- Voltage and temperature dependency in first and second order •
- Width dependency model
- Device mismatch modeling •
- Special RF-models are available and documented in the RF SPICE Models document. •

2.9.2 Poly2 and high resistive poly Resistor Model Limitations and Restrictions

- The model is valid for L/W > 5 only
- Parasitic capacitances are included in the RPOLYXC models only. •
- The extended voltage and temperature model is not supported for poly1 •
- Self- heating is not modeled

2.9.3 Poly2 and high resistive poly Resistor Worst Case Model

Following resistor SPICE parameters are varied within the worst case corner parameter sets:

- rsh sheet resistance (related to RPOLYX)
- wd width reduction (related to WPOLYX)

2.10 Low TC Poly Resistor Model

The voltage and temperature modeling of RPOLYZ is taken into account wih following equations:

RT

L

W

WD

LD

TCR1

TCR2

WEX

RV

$$RT = RnV \left[1 + TCR1 \cdot \left(T - T_0\right) + TCR2 \cdot \left(T - T_0\right)^2 \right]$$

$$RnV = R_0 \left[1 + RVL\left(\frac{V}{l}\right) + RVQ\left(\frac{V}{l}\right)^2 \right]$$

$$R_0 = RSH \cdot \frac{l - LD}{w - WD} \qquad RVL = \frac{l}{w} \cdot RVLN$$

$$RVQ = \frac{1}{R_0} \cdot \left[RTH \cdot TCR1 \cdot \left(\frac{l}{w}\right)^{WEX} \cdot \left(T - T_0\right) + RT0W \right]$$

temperature dependent resistor drawn resistor length drawn resistor width width reduction parameter length reduction parameter linear temperature coefficient quadratic temperature coeff. width exponent width dependent voltage coeff.

2.10.1 Low TC Poly Resistor Model Features

- Modeling temperature range validity -40°C up to 180°C
- Voltage and temperature dependency in first and second order
- Width dependency model
- Device mismatch modeling

2.10.2 Low TC Poly Resistor Model Limitations and Restrictions

- The model is valid for L > 3um and $0.8\mu m < W < 48um$ only
- 1/f noise modeling is not included
- Parasitic capacitances are not included in the model.
- The extended voltage and temperature model is applied for the following circuit simulators: Spectre, ELDO, HSPICE and SMARTSPICE.
- Self-heating is not modeled
- RF model is not supported.

2.10.3 Low TC Poly Resistor Model Worst Case Model

Following resistor SPICE parameters are varied within the worst case corner parameter sets:

rsh sheet resistance wd width reduction ld length reduction TCR1 linear temperature coefficient TCR2 quadratic temperature coefficient

2.11 Poly and MIM Capacitor Model

The voltage and temperature modeling of CPOLY, CMIM and CPMIM is taken into account by the following equations:

Area and perimeter dependence: $C_0(A, P) = C_A * A + C_P * P$

 C_0 ...capacitance at zero bias, C_A ...area capacitance, A...area, C_P ...perimeter capacitance, P...perimeter

Temperature dependence: $C(T) = C_0 * [1 + TC1 * (T - T_{nom})]$ TC1...linear temperature coefficient, T...temperature, T_{nom} ...nominal temperature (27°C)

Voltage dependence: $C(V) = C(T) * (1 + VC1 * V + VC2 * V^2)$ VC1...linear voltage coefficient, VC2...quadratic voltage coefficient, V...applied voltage

Geometry behaviour of the quadratic voltage coefficient for MIM:

$$VC2(A/P) = d + \frac{e}{(A/P)^f}$$

A/P... area to perimeter ratio, d, e, f... fit parameters

Geometry behaviour of voltage coefficients for CPMIM:

$$VC1(A/P) = a + \frac{b}{(A/P)^{c}}$$
 and $VC2(A/P) = d + \frac{e}{(A/P)^{f}}$

A/P...area to perimeter ratio, a, b, c, d, e, f...fit parameters

2.11.1 Poly, MIM and PMIM Capacitor Model Features

- Area and perimeter proportion
- Temperature and voltage dependency
- Area to perimeter ratio for voltage dependent modeling
- Modeling temperature range validity -40°C up to 180°C
- Device mismatch modeling

2.11.2 Poly, MIM and PMIM Capacitor Model Limitations and Restrictions

- frequency dependency is modeled in the RF model only
- parasitic capacitance is modeled in the RF model only

2.11.3 Poly, MIM and PMIM Capacitor Worst Case Model

Following capacitance SPICE parameters are varied within the worst case corner parameter sets:

| C_A | area capacitance (related to CPOX/CMIM/CPMIM) |
|----------|--|
| VC1, VC2 | voltage coefficients (only for CMIM and CPMIM) |

2.12 MOS Capacitor Model

2.12.1 MOS Capacitor Model Features

• Modeling of area and perimeter cap.

2.12.2 MOS Capacitor Model Limitations and Restrictions

• The MOS capacitor model is simplified to an area and perimeter gate cap and does not include any MOS transistor parasitic capacitances, voltage, temperature, noise or mismatch dependency.

2.12.3 MOS Capacitor Worst Case Model

- ca area capacitance (related to COX)
- cp perimeter capacitance (related to COX)



2.13 Diode Model

2.13.1 Diode Model Features

- We support a reverse diode model including area and perimeter capacitance the diode leakage current and temperature coefficient.
- Modeling temperature range validity -40°C up to 180°C

2.13.2 Diode Model Limitations and Restrictions

- Diode models are only intended for the simulation of reverse leakage current and junction capacitance. It is not recommended to use ND, PD and NWD in forward operation.
- 1/f noise modeling and mismatch modeling is not included.

2.13.3 Diode Worst Case Model

The diode model does not include any corner parameters.

2.14 Zener Diode Model

2.14.1 Diode Model Features

- A p-diffusion to n-diffusion in n-well Zener diode is available as a programmable element. It is modeled as a sub-circuit of four diodes and a voltage source.
- The model includes the parasitic n-well diode and a series resistor plus a programmable parallel resistor for zapping.

2.14.2 Diode Model Limitations and Restrictions

• The Zener diode ZD2SM24 is available as a programmable element. ZD2SM24 must not be used as a voltage reference.

2.14.3 Zener Diode Worst Case Model

- RZ zap resistor
- RS seriesresistor of diode
- BV reverse breakdown of "dbvt"
- ISF saturation current for "dfor"
- ISR saturation current for "drev"
- ISR2 saturation current for "drev2"
- CJ0 junction capacitor

2.15 Schottky Barrier Diode Model

For accurate modeling of the Schottky barrier diode we supply SPICE parameters for a subcircuit (Figure 2.3) including SGP bipolar transistor, two diodes and a resistor. The combination of a forward diode and an anode resistor compose the main Schottky barrier diode. The reverse diode is used to model reverse leakage current. The bipolar transistor is used to model the substrate current.

2.15.1 Schottky Barrier Diode Model Features

- In particular, the forward current and substrate current are modeled more accurately.
- Modeling temperature range validity -40 up to 125°C.
- SOAC Models: Models including Safe Operating Area Check (SOAC) are provided for simulators SPECTRE and ELDO. The models enable the interactive checking of operating conditions during circuit simulation. It is highly recommended to use those models for high voltage design application.



| A/C/S | Anode/Cathode/Substrate |
|-------|-------------------------|
| Q | Bipolar (SGP model) |
| DF | Forward Diode |
| DR | Reverse Diode |
| RA | Anode Resistor |

Fig. 2.3 Sub-circuit model of the Schottky barrier diode.

2.15.2 Schottky Barrier Diode Model Limitations and Restrictions

- The model accuracy in the reverse gummel plot of the substrate bipolar is modest and it is not recommended to use the Schottky barrier diode in this bias condition.
- 1/f noise and mismatch parameters are not available for SBD5.

2.15.3 Schottky Barrier Diode Worst Case Corner Model

Following SPICE parameters are varied within the worst case corner parameter sets:

- is forward diode saturation current (related to IFW12SBD5)
- rs forward diode sheet resistance (related to IFW12SBD5)
- r anode resistance (related to IFW12SBD5)
- is reverse diode saturation current (related to IS12SBD5)
- is substrate diode saturation current (related to ISNW12SBD5)
- rc substrate resistance (related to ISNW12SBD5)
- cje anode-cathode capacitance (related to CJSBD5)
- cjc substrate capacitance (related to CJNWSBD5)

| Model Features / Device | Geometry scalable model | 1/f Noise Model | Temp. Modeling -40 °C 125°C | WC Model | MC Model | Mismatch Model | 1/f Noise Corner Model |
|-------------------------------|-------------------------------|--------------------|--------------------------------------|-------------|-------------|-------------------|------------------------------|
| NMOS | Х | Х | Х* | Х | Х | Х | Х |
| PMOS | Х | Х | Χ* | Х | Х | Х | Х |
| NMOSW | Х | | Х* | Х | Х | Х | |
| PMOSW | Х | | Χ* | Х | Х | Х | |
| NMOSH | | Х | Χ* | Х | Х | | |
| VERT10 | | Х | Χ* | Х | Х | Х | |
| LAT2 | | | Χ* | Х | Х | Х | |
| SUBDIODE | Х | | Χ* | | | | |
| WELLDIODE | Х | | Χ* | | | | |
| NWD | Х | | Χ* | | | | |
| NGATECAP | Х | | | | | | |
| CVAR | Х | | Х | Х | Х | | |
| RDIFFP | Х | | Χ* | Х | Х | Х | |
| RDIFFN | Х | | Χ* | Х | Х | Х | |
| RNWELL | Х | | Χ* | Х | Х | Х | |
| RPOLY1 | Х | Х | Х | Х | Х | Х | Х |
| ZD2SM24 | | | Х | Х | Х | | |
| RPOLY2 RPOLY2P RPOLY2PH | Х | Х | Х* | Х | Х | Х | Х |
| CPOLY | Х | | | Х | Х | Х | |
| RPOLYH | Х | Х | Х* | Х | Х | Х | Х |
| RPOLYZ | Х | | Х* | Х | Х | Х | |
| CMIM | Х | | Х | Х | Х | Х | |
| CPMIM | Х | | Х | Х | Х | Х | |
| NMOSM | Х | Х | Х* | Х | Х | Х | Х |
| PMOSM | Х | Х | Х* | Х | Х | Х | Х |
| NMOSMW | Х | | Х* | Х | Х | Х | |
| PMOSMW | Х | | Х* | Х | Х | Х | |
| NMOSL | Х | Х | Х* | Х | Х | Х | Х |
| PMOSL | Х | Х | Χ* | Х | Х | Х | Х |

2.16 Model Feature Overview Table

| Model Features / Device | Geometry scalable model | 1/f Noise Model | Temp. Modeling -40 °C 125°C | WC Model | MC Model | Mismatch Model | 1/f Noise Corner Model |
|-------------------------------|-------------------------------|--------------------|--------------------------------------|-------------|-------------|-------------------|------------------------------|
| NMOSHL | | Х | Х | Х | Х | | |
| NMOSML | Х | Х | Χ* | Х | Х | Х | Х |
| PMOSML | Х | Х | Х* | Х | Х | Х | Х |
| NMOSMHL | | Х | Х | Х | Х | | |
| SBD5 | Х | | Х | Х | Х | | |

*) Temperature modeling is supported up to 180°C.



2.17 Summary of Simulation Models

Please refer to further application notes within the actual model files.

The following devices are available for design:

| Core Process / Device | Device Name | Model Name | Model | Model Rev. |
|-----------------------------------|-------------|------------|---------------------------|------------|
| 3.3 Volt NMOS | NMOS | modn | BSIM3v3.24 | 4.0 |
| | | | HiSIM2.5.1 | 1.0 |
| 3.3 Volt PMOS | PMOS | modp | BSIM3v3.24 | 4.0 |
| | | | HiSIM2.5.1 | 1.0 |
| 3.3 Volt waffle NMOS | NMOSW | modnw | BSIM3v3.24 subcircuit | 1.0 |
| 3.3 Volt waffle PMOS | PMOSW | modpw | BSIM3v3.24 subcircuit | 1.0 |
| 3.3 Volt high- voltage NMOS | NMOSH | modnh | BSIM3v3.24 | 4.0 |
| Vertical PNP bipolar transistor | VERT10 | vert10 | Gummel-Poon | 5.0 |
| Lateral PNP bipolar transistor | LAT2 | lat2 | Gummel-Poon subcircuit | 1.0 |
| Diode NDIFF / PSUB | SUBDIODE | nd | diode | 4.0 |
| Diode PDIFF / NWELL | WELLDIODE | pd | diode | 4.0 |
| Diode NWELL / PSUB | NWD | nwd | diode | 4.0 |
| POLY1-DIFF capacitor | NGATECAP | ngatecap | capacitor | 4.0 |
| thin-oxide RF MOS Varactor | CVAR | cvar | BSIM3v3.24 subcircuit | 4.0 |
| PDIFF resistor | RDIFFP | rdiffp | resistor | 4.0 |
| NDIFF resistor | RDIFFN | rdiffn | resistor | 4.0 |
| NWELL resistor | RNWELL | rnwell | resistor | 4.0 |
| POLY1 resistor | RPOLY1 | rpoly1 | resistor | 5.0 |
| Zener diode | ZD2SM24 | zd2sm24 | diode subcircuit | 1.0 |

| CPOLY Module / Device | Device Name | Model Name | Model Rev. |
|--------------------------|-------------|------------|------------|
| POLY2 resistor | RPOLY2 | rpoly2 | 5.0 |
| POLY2 resistor | RPOLY2P | rpoly2p | 1.0 |
| CPOLY capacitor | CPOLY | cpoly | 4.0 |

| High resistive poly Module / Device | Device Name | Model Name | Model Rev. |
|--|-------------|------------|------------|
| POLY2 resistor | RPOLY2PH | rpoly2ph | 1.0 |
| POLYH resistor | RPOLYH | rpolyh | 5.0 |
| | | | |

| Low TC resistive Module / Device | Device Name | Model Name | Model Rev. |
|-------------------------------------|-------------|------------|------------|
| POLYZ resistor | RPOLYZ | rpolyz | 1.0 |

| CMIM Module / Device | Device Name | Model Name | Model Rev. |
|-----------------------------------|-------------|------------|------------|
| METAL2-METALC capacitor | CMIM | cmim | 4.0 |
| POLY2/METAL2- METALC capacitor | CPMIM | cpmim | 1.0 |

| 5 VOLT Module / Device | Device Name | Model Name | Model | Model Rev. |
|---------------------------|-------------|------------|--------------------------|------------|
| 5 Volt NMOS | NMOSM | modnm | BSIM3v3.24 HiSIM2.5.1 | 4.0 1.0 |
| 5 Volt PMOS | PMOSM | modpm | BSIM3v3.24 HiSIM2.5.1 | 4.0 1.0 |
| 5 Volt waffle NMOS | NMOSMW | modnmw | BSIM3v3.24 subcircuit | 1.0 |
| 5 Volt waffle PMOS | PMOSMW | modpmw | BSIM3v3.24 subcircuit | 1.0 |

| Low VT Module / Device | Device Name | Model Name | Model | Model Rev. |
|--------------------------------------|-------------|------------|--------------------------|------------|
| Low VT 3.3 V NMOS | NMOSL | modnl | BSIM3v3.24 HiSIM2.5.1 | 5.0 1.0 |
| Low VT 3.3 V PMOS | PMOSL | modpl | BSIM3v3.24 HiSIM2.5.1 | 5.0 1.0 |
| Low VT 3.3 V high-voltage NMOS | NMOSHL | modnhl | BSIM3v3.24 | 4.0 |
| Low VT 5 V NMOS | NMOSML | modnml | BSIM3v3.24 HiSIM2.5.1 | 5.0 1.0 |
| Low VT 5 V PMOS | PMOSML | modpml | BSIM3v3.24 HiSIM2.5.1 | 5.0 1.0 |
| Low VT 5 V high- voltage NMOS | NMOSMHL | modnmhl | BSIM3v3.24 | 4.0 |
| Schottky Barrier | Device Name | Model Name | Model | Model Rev. |

| Diode Module / Device | | | | |
|--------------------------|------|------|---------------------------|-----|
| Schottky barrier diode | SBD5 | sbd5 | Gummel-Poon subcircuit | 2.0 |

Note: Minor changes of the simulation models might be generated due to continuous improvement of device and circuit simulation. Minor changes of models are described within the actual model data files and within the intranet ams AG.



2.18 Circuit Simulators and Models

The models are supported and qualified for the specified simulator revision. Previous simulator versions are also supported, for detailed questions please contact us at support@ams.com.

| Simulator | | MOSFET-Model | |
|------------|-----------------|--------------|---------------------------|
| | BSIM3v3.24 | HiSIM2.5.1 | Monte Carlo & Matching |
| Spectre | MMSIM12 | MMSIM12 | MMSIM12 |
| Eldo | 2011.2 | | |
| HSPICE | 2009.9 | | |
| ADSsim | 2009 | | |
| Smash | 4.3.5 (level 8) | | |
| Smartspice | 2.6.4.R | | |

The following models are supported for all simulators mentioned above:

Bipolar transistors: SPICE Gummel-Poon

Diodes : D level 1 Resistors : R / JFET level 1 Capacitors : C

Updates of model revision: http://asic.ams.com/hitkit/parameters/index.html

Updates of netlist format:

http://asic.ams.com/hitkit/circuit_sim/netlist_format.html

Updates of simulation parameters/download area: http://asic.ams.com/download/parameters.html

3 Characteristic Curves

3.1 Introduction

This section contains characteristic curves for MOS transistors, CMOS compatible bipolar transistors, resistors and capacitors which have been measured on typical wafers. The circuit simulation parameters for the typical mean process condition (refer to section "2. Simulation Model") have been extracted from the same wafers.

The characteristic curves are intended for checking the correct implementation of the SPICE models and SPICE parameters in a particular simulator. In addition, the accuracy of the different models is compared and the quality of the parameter extraction is shown.

MOS Transistors

Output characteristics, transfer characteristics, transconductance (gm), outputconductance (gds) and capacitance-voltage characteristics of several transistor geometries are shown. The figures contain the measured and the simulated characteristics for the BSIM3v3.24 and for the HiSIM2.5.1 model.

Waffle Transistors

Output and transfer characteristics of several transistor geometries are shown. The figures contain the measured and the simulated drain current for the BSIM3v3.24 sub-circuit model.

HV MOS Transistors

Output and transfer characteristics of several transistor geometries are shown. The figures contain the measured and the simulated drain current modeled with the BSIM3v3.24 sub-circuit model.

Bipolar Transistors

Gummel plots and current gain plots of vertical and lateral bipolar transistors for several collector voltages are shown. The figures contain the measured and the simulated current for the SPICE Gummel-Poon model.

Well Resistors

Resistance characteristics of several resistor geometries for several bulk voltages are shown. The figures contain the measured and the simulated resistance for the SPICE JFET model.

Poly1-Poly2 and Metal2-MetalC capacitors

The figures show the linearity of the CPOLY and CMIM capacitance at several temperatures.

Schottky Barrier Diode

The figures show the anode and substrate current at different substrate voltages.

3.2 MOS Transistor Characteristics



3.2.1 3.3V MOS Transistor Characteristics

+ = measured, — = BSIM3v3 model

+ = measured, — = BSIM3v3 model









dm



+ = measured, — = HiSIM2.5.1 model









3.2.2 3.3V Waffle Transistor Characteristics




3.2.3 3.3V HV-MOS Transistor Characteristics



3.2.4 5V MOS Transistor Characteristics



















3.2.5 5V Waffle Transistor Characteristics





3.2.6 5V HV-MOS Transistor Characteristics

+ = measured, --- = BSIM3v3 model

+ = measured, ---- = BSIM3v3 model





3.2.7 3.3V Low VT MOS Transistor Characteristics













Fig. 3.125 **PMOSL** output characteristic of a typical wafer. W/L = 10/10, VGS=-0.9,-1.38,-1.86,-2.34,-2.82,-3.3 V; VBS = 0 V, + = measured, — = BSIM3v3 model



Fig. 3.126 **PMOSL** output characteristic of a typical wafer. W/L = 10/0.35, VGS=-0.9,-1.38,-1.86,-2.34,-2.82,-3.3 V; VBS = 0 V, + = measured, — = BSIM3v3 model



Fig. 3.128 **PMOSL** output characteristic of a typical wafer. W/L = 0.8/10, VGS=-0.9,-1.38,-1.86,-2.34,-2.82,-3.3 V, VBS = 0 V + = measured, — = BSIM3v3 model









am

12

14



+ = measured, — = BSIM3v3 model

+ = measured, — = BSIM3v3 model



3.2.8 5V Low VT MOS Transistor Characteristics

Fig. 3.152 NMOSML output characteristic of a typical wafer. W/L = 0.8/10, VGS = 1,1.8,2.6,3.4,4.2,5 V, VBS = 0 V + = measured, --- = BSIM3v3 model



am









Fig. 3.169 **PMOSML** output characteristic of a typical wafer. W/L = 0.8/10, VGS = -1,-1.8,-2.6,-3.4,-4.2,-5 V, VBS = 0 V

+ = measured, — = BSIM3v3 model











+ = measured, — = BSIM3v3 model

+ = measured, --- = BSIM3v3 model



3.3 Bipolar Transistor Characteristics



3.4 Well Resistor Characteristics

Fig. 3.194 N-well resistor characteristic of a typical wafer. W/L = 1.7/200, -VBS = 0,2,4,6,8,10 V, + = measured, --- = SPICE JFET model

3.5 Poly Resistor Temperature Characteristics



Fig. 3.196 **Poly resistor temperatuer** characteristic for RPOLY2 (RP2) , RPOLYH (RPH) and RPOLYZ (RPZ). Symbols = measured, — = SPICE Resistor model for different geometries
amu



3.6 Capacitor Characteristics









Fig. 3.199 CPMIM characteristic of a typical wafer.

+ = measured, — = SPICE Cap model

amu



3.7 Schottky Barrier Diode Characteristics

Fig.3.167 SBD5 anode current vs. anode voltage for Vsub=0, -10V. W/L=0.4/12, + = measured, --- = Schottky subcircuit model







Fig.3.169 SBD5 reverse anode current vs. anode voltage for Vsub=0V, . W/L=0.4/12

amu

4 Support

For questions on process parameters please refer to:

ams AG Tobelbaderstrasse 30 8141 Unterpremstaetter AUSTRIA T.: +43 (0) 3136 500 0 F.: +43 (0) 3136 525 0 E-mail: tips@ams.com Technical Webserver: http://asic.ams.com Homepage: http://www.ams.com