





_		
	Design Setup	
r	Floor Planning	
L		
ſ	Power Planning	
	Power Routing	
г	Place	
L		
	Timing Optimization Pre-CTS	
L	Clock Tree Synthesis	
Г	Timing Optimization Post-CTS	
	Route	
r	Timing Optimization Post-Rout	
L		
ſ	Adding Filler	
	Č.	
L	Design Verification	
	Write Out	
Г		









P&R Process	
Design Setup	
V	
Floor Planning	
Power Planning	
i ower nammig	
Power Routing	
Place	
Timing Optimization Pre-CTS	
Clock Tree Synthesis	
Timing Optimization Post-CTS	
Route	
Timing Optimization Post-Rout	
Adding Filler	
Design Visitissian	
Design Verification	
Write Out	
School of Electronics and Computer Science, University of Southampton, UK	14








To Save the design:	To restore the design
Design Edit Synthesis Partition Eloorplan	Design Edit Synthesis Partition Eloorplan
Import Design	Import Design
Import BTL	Import RTL
Restore Design	Restore Design P Save Design As P SoCE
Save Design As	Save Design As P SUCC OA
Land -	Load With ECO
Save	Save
Check Design	Check Design
Report P	Report >
Preferences	Preferences
Mode Setup	Mode Setup
Global Variables	Global Variables
Multiple CPU Processing	Multiple CPU Processing
Show/Hide	Show/Hide
Exit	Exit


P&R Process	
Design Setup	
Floor Planning	
Power Routing	
Place	
Timing Optimization Pre-CTS	
Timing Optimization Post-CTS	
Route	
Timing Optimization Post-Rout	
Design Verification	
Write Out	
School of Electronics and Computer Science, University of Southampton, UK	18























P&R Process	
Design Setup	
V	
Floor Planning	
Power Planning	
Power Hamming	
Power Routing	
Place	
Timing Optimization Pre-CTS	
Clock Tree Synthesis	
Timing Optimization Post-CTS	
Route	
Timing Optimization Post-Rout	
Adding Filler	
Design Verification	
Write Out	
Wite Out	
School of Electronics and Computer Science, University of Southampton, UK	28

