
Inverter Layout In Cadence

Dr Basel Halak

Custom Design Flow



Manual and semi-automated layout

There are two main ways to create a layout

- Standard design Flow (Automated) e.g. (Digital Design Flow)
- Full custom layout placing transistors and interconnects manually

Today we will learn about custom layout, but there are a number of ways of approaching this

- Pcells are parameterised layout cells, typically of transistors and vias, which do the hard work for you
- Pcells create the transistor features automatically
- LayoutL allows you to place the transistors in your layout from the schematic dimensions, saving time

Learning Outcomes



After completing this unit, you should be able to:

- **1.** Use LayoutL to place transistors in a layout
- 2. Construct a simple layout, step by step
- **3. Use the DRC checking tool**
- 4. Search and explain errors


Learning Outcomes



After completing this unit, you should be able to:

- **1. Use LayoutL to place transistors in a layout**
- 2. Construct a simple layout, step by step
- **3. Use the DRC checking tool**
- 4. Search and explain errors

Inverter Layout



Set up the current working directory


- 1. Create aa folder for this lab and move into it
- Copy the display.drf file to your working directory or alternatively you can copy this file from the following location: /home/esdcad/designkits/ams/v400/cds/HK_ALL/env
- 3. Type the following:

tcsh

source /opt/esdcad/scripts/ams_v400_tcshrc


Where we left off

In the last lecture, you saw how to simulate your inverter test circuit.



Layout in Cadence

- In this lecture you will learn how to use the Cadence layout editor, called Virtuoso
- A cell has multiple cell views
 - You have already created a schematic view and a symbol view
 - Today we will create the layout view
- All the views can be seen in Library Manager



Create a new inverter cell with fixed dimensions

- For layout, we need a fully defined schematic
- The inverter schematic from the last lecture does not have fixed dimensions (we used pPar(""))
- We must create a new inverter schematic with fixed dimension as follows :
 - NMOS 4u/0.35u
 - PMOS 12u/0.35u
- Create a symbol view for your new schematic

	A	dd Instance	X
Library	PRIMLIB	Browse	Â
Cell	pmos4		
View	symbol		
Names			
🗹 Add W	/ire Stubs at:) all terminals	• registered terminals only	=
Array	Rows	1 Columns 1	
C	🕰 Rotate 📄 🚺	🛦 Sideways 🔵 🥞 Upside Down	
Model na	ıme	modp	
Width		12u M	
Width stri	pe	12u M	0
Length		350.00n M	
Number o	of Gates	1	
MOS trar	nsistor shape	normal	
Number o	of bends	1	
Top Cont	act	⊻	
Bottom C	ontact	⊻	
Join Gate	s	right 🔽	
Join all d	rains	⊻	
Join all s	ources	M	
		Hide Cancel Defaults He	lp)

Create a layout view fro your inverter

- From the Library Manager, start LayoutL
- Choose New Cell View
- You need to create a layout view from your schematic

		Туре	layout 🧧
Elle Edit View Design N New Open Open (Read-Only) Open With Load Defaults Save Defaults Ogen Shell Window Exit	Manager Help Ctrl+O Ctrl+R Ctrl+R Ctrl+R Ctrl+R Ctrl+R Ctrl+X	Library path f	Layout L e this application for this type of file ile nydesign/cadence/ic6lab/cds. li

File

Library

Cell

View

Two windows will open, the LSW and the empty layout view

х

New File

library1

inverter

layout


-

\/cadence/ic6lab/cds.lib

Cancel Help

OK.

- The layer selection window (LSW) shows all the layers you can use in the layout
- There are LOTS, however you will only need to use the ones towards the top (MET1, POLY1, NTUB, NPLUS, PPLUS)
- Each layer has a number of entries in the LSW, the one you need to use is the 'drawing' layer 'dg'
- The buttons at the top are useful:
 - AV: all visible, NV: none visible
 - AS: all selectable, NS: none selectable



Placing the transistors


- Add Instance from the Create menu
- You need two transistor from PRIBM lib with the following dimensions
 - NMOS 4u/0.35u
 - PMOS 12u/0.35u

	<u>C</u> re	eate	Ver <u>i</u> fy	Co <u>n</u> ne	ctivity	Qp	otic
		<u>S</u> ha				•	
		Wiri	ng			•	
N	망	Inst	ance		I.		ele
>		<u>P</u> in.					
>	abc	<u>L</u> ab	el		L		

	c	reate Instance	×
Library	PRIMLIB		Browse
Cell	nmos4		
View	layout		
Names	I1		
Mosaic	Rows 1	Columna	1
moodio	_		
	Delta Y 2	. 55 Delta X	10.8
Halo ⊻	Define	Halo	=
Physical C)nly 🔲		
۶L R	totate	. Sideways	Upside Down
Model nam	18	modn	
Width		12u M	_
Width Strip	e	12u M	
Length		350.00n M	
Number of	Gates	1	
MOS trans	istor shape	normal 🔽	
Number of	bends	1	
Top Conta	ct	v	
Bottom Co	ntact	V	
Join Gates		right 🔽	
Join all dra	ains	✓	
Join all so	urces	v	
		Hide Can	cel Defaults Help

Selecting the display layers

- If you cannot see the transistors, you may not have enough layers selected.
 Display Options
- Go to display->options
- Change settings as below



	Display Option	ns
Display Controls		Grid Controls
🗹 Open to Stop Level	Nets	Type 🔾 none 🖲 dots 🔾 lines
Axes	Access Edges	Dim Major Dots
Instance Origins	Instance Pins	Minor Spacing
EIP Surround Pin Names	Array Icons Array Icons	Major Spacing 5
Dot Pins	Use True BBox	X Snap Spacing 0.005
Vet Expressions	Cross Cursor	Y Snap Spacing 0.005
Stretch Handles	Bow Name	Y Shap Spacing 10.005
Use Shapes	Row Site	Filter
✓ Dynamic Hilight	✓ True Color Drag	Size 6 Style empty
V Dragged Object Ghost	Transparent Group	Size 6 Style empty
Traversed instance BBo	<	Snap Modes
Maximum Drag Level 32		Create orthogonal
Maximum Number of Drag F	igures 500	Edit orthogonal
Scroll Percent 25		
Instance Drawing Mode	BBox	Dimming Enable Dimming
Path Display Borders a	and Centerlines 🔽	Scope none -
Set LPP Visibility Do not ch	neck validity	Dim Grid Lines
		Automatic Dimming 🕑
Show Name Of 🥥 instanc	e 🔍 master 🕥 both	Dim Intensity:
Array Display Displa	y Levels	50
. ● Full Start	0	
Border Stop	32	Dim Selected Object Content
Source drop	34	True Color Selection only
● Cellview ⊖ Library	Tech Library 🔾 File 🛛 🛶	/. cdsenv Browse
Save T	D Load From	Delete From
	ОК	Cancel Defaults Apply Help


Customising the pcells

- LayoutL has traversed our schematic and figured out that we have two transistors
 - NMOS 4u/0.35u
 - PMOS 12u/0.35u
- It has saved us a huge amount of time by creating the transistor structures for us using pcells
- We can customise the way the transistors have been generated by looking at the properties
- Change the number of gates to '3'

	Create Instance	×
		\wedge
Model name	modp	
Width	12u M	I.
Width stripe	4u M	I.
Length	350.00n M	
Number of Gates	3	≣
MOS transistor shape	normal	
Number of bends	1	
Top Contact		I.
Bottom Contact		
Join Gates	right 🔽	I.
Join all drains		
	Hide Cancel Defaults He	lp)

Customising the pcells

- The pcell has been regenerated with three gate strips.
- Play around with the properties of the pcell, to see how it affects the generated transistor
- You can see that the PMOS has an nwell around it



Basic layout operations

- Move items using 'm'
- Stretch using 's'
- Move around layout with arrow keys
- Right click zooms as usual
- Shift 'z' zooms out
- Fit the layout with 'f'
- Control 'd' deselects everything (very useful)
- Create a rectangle with 'r'

- Create a via with 'o'
- Create instance with 'i'
- Create a path with 'p'
- Create a pin with control 'p'
- Chop with shift 'c'
- Split with control 's'
- Add ruler with 'k'
- Delete all rulers with shift 'k'
- For options press F3

Learning Outcomes



After completing this unit, you should be able to:

- **1.** Use LayoutL to place transistors in a layout
- 2. Construct a simple layout, step by step
- **3. Use the DRC checking tool**
- 4. Search and explain errors


Back to manual layout

- Now we have used LayoutL to create the transistors, we will do the rest manually.
- Stop LayoutL by saving the layout, then closing it and opening from Library Manager


Library	~ Cell	~ View
Library1	inverter_for_layout	Tayout
LEADFRAMES Library1 Library2 Library3 PACKAGES PRIMLIB PRIMLIBRF	TESTinverter_1X TESTinverter_layout2 inverter inverter_1X inverter_for_layout inverter_layout_02 zpcellSCRATCH1bvogs512782	View Lock Iayout tz1g12@hind.ecs.soton.ac.u schematic symbol

- In the case of an inverter, it is probably just as easy to create the transistors manually.
- LayoutL is useful for large schematics


- To begin with we have the PMOS and NMOS transistors
- Make sure they are in line, and 3.3um apart
- Use rulers 'k' to measure
- If you need to flip the PMOS, use 'm' for move, then press
 F3 and in the options form press the 'sideways' button



- Draw the metal vdd and gnd paths
- Make sure that MET1 dg is selected in the LSW
- Use the path command 'p' to start the path, and press F3 to bring up the options
- Set the width to 1um
- Make the paths 0.7um above/below the other MET1



- Extend the N tub
- Select NTUB in the LSW
- Draw a rectangle with 'r'
- Draw the N tub from the top left of the vdd MET1 to the bottom of the N tub generated by the PMOS pcell




- Extend the PPLUS
- Select PPLUS in the LSW
- Use 'r' to draw the rectangle shown
- Extend above the PPLUS generated by the PMOS pcell by 0.5um

<u>L</u> aunch <u>F</u> ile	e <u>E</u> dit	<u>V</u> ie	w <u>c</u>	<u>;</u> reate	Ver <u>i</u> t	fy Ci	o <u>n</u> nec	tivity	<u>O</u> ptio	ons <u>T</u>	ools	<u>W</u> in	dow		»C	ā d e	n c (
	5	e	- -	C		×	R		00	»	Q	»		»	Cla	assic	
	A	L (9	Â	O al		ПІ		» ((F)Sela	ect-0	Sel(N	D-0 - 5	Sel(I):	-	el(O):	n I	_
Palette	20	78	43 1	<u>T</u> '	<u>.</u>	<u></u>	3	<u>`</u> ∭'	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	501.0	001(11	,	501(1).	0 0	51(0).	°	
Layers	_		X														
,	ood 🗌	6					\overline{X}							ġ,			
🛿 Valid 🛄 Us	seu 🔄	-	ing			Ê											
🔍 Filter			-						1111	1441	1100	<u> </u>					
NTUB draw																	
AV NV	AS		S					1									
Name	Vis	Sel							111								
All Layers	+-					1											
default		+ -									24	\leq					
Layer	1.12.0038	V S						1000	ver ver								
		<u> </u>							199	19.20	2011						
DIFF NPLUS	drw drw					1		<u>Re</u>	hall be	lind W	liber.	a di kin	<u>82</u>	÷.			
PPLUS	drw	· ·															
MIDOX	drw						1.1			10110	1.111	·.: ·.		: • : :			
HRES	drw 🛛	· ·															
POLY1	drw	 															
POLY2		× ×															
CONT		<u> </u>															
MET1		<u> </u>							No.		C.U.						
	pin	~ ~															
Objects		đ	×						1893			÷					
Objects	1	V S	$ \triangle $						hielde	Min M	March						
Instances		 															
- Pins		<u> </u>															
Vias		~ ~	1				777)	////	////								
Objects	Grio	ls															
iimouse L: mo										Deleter						isePo	


- Add taps to the PPLUS
- Press 'o' for add contact
- Select the ND contact
- Choose 8 columns
- Place the array centrally above the existing PPLUS by 0.1um

<u>L</u> aunch <u>F</u> il	e <u>E</u> d	it <u>v</u>	iew	<u>C</u> reat	e Ver	<u>i</u> fy C	Co <u>n</u> nectivi	ty <u>O</u> pti	ons <u>T</u> ools	: <u>W</u> indo	w	;	∝cā	den	ce
	0	é	14	è [) 🔟	×	R (» 0	»	٦Ļ	»	Clas	sic	Ţ
	A	1	100			D I		l me-i			. *	0	0.0	1	
- P -	B) -	T	03		- The second sec		»	(F)Sel	ect:0 Sel(N):U Se	l(l):0	261	(0):0		
Palette	_	?	• ×												
Layers	_		đΧ				N <u>8555</u>	11111	<u>innin</u>	<u>11111</u>	222	212			
y Valid 🔲 U	sed L	_ Ro	uting					1111							
🔪 Filter			• •												
NTUB drav	ving							1422	2012/01/2	17.10					
AV NV	AS		NS					A neille	a Headline						
Name	Vie		el 🔼						111-11-						
All Layers	+							Marsh .	. Mariller	See Ma	N.				
default	+	-)(+)	-12	1											
Layer	P	V	S 🛆						B.B.		N.				
NTUB	drw	<u><</u>	⊻[]												
DIFF NPLUS	drw drw	ž	¥												
PPLUS	drw	ž	,					- Marine and							
MIDOX	drw	-	-												
HRES	drw	~	⊻												
POLY1	drw	~	⊻												
POLY2	drw	~	⊻												
CONT MET1	drw drw	~	¥												
MET1	pin	-	ž –					N							
	1	-	100				· · .	March	A Beer Been	See Me					
Objects		_	đΧ				ă								
Objects Instances		V	S 🛆						Albertha.						
- Instances - Pins		~	¥ 🗄												
Vias		Ī	2 -												
Dbjects	G	rids	- 100				<u> </u>								
Objects	<u> </u>	100													
imouse L: mo	nuseSi	nale	Selec	tPt0	eil MB	Press	0	M: leHil	Deleten		R.	IxHil	Mouse	Ponl	Iní

- Extend the contact NPLUS
- Select NPLUS in the LSW
- Draw a rectangle 'r' from the top left of the vdd MET1 to the top of the PPLUS




- Extend the NPLUS around the NMOS
- Select NPLUS from the LSW
- Draw a rectangle with 'r'
- Join it to the PPLUS of the PMOS
- Finish 0.1um below the NPLUS generated by the NMOS pcell




- Place the NPLUS contacts
- Press 'o' for contact
- Choose the PD contact
- Set columns to 8
- Align the array centrally and
 0.1um below the NPLUS

<u>L</u> aunch <u>F</u> il	e <u>E</u> dit	<u>V</u> iew	<u>C</u> reate	Ver <u>i</u> fy	Co <u>n</u> neo	ctivity <u>C</u>	<u>)</u> ptions	<u>T</u> ools	» cāde	nce
	9	¢ 4	è d		<mark>※</mark> 、	»∥Q	» ²	o »	Classic	
	A +	- 🛞	()	🖓 📮	1	» (F)	Select:0	Sel(N):	0 Sel(I):	0 :
Palette		7 🗗 🗙			- 0	1				
Layers	_	8×								
🖌 Valid 📃 U	sed 📃	Routing							HH V	
Q Filter							A.A.A.			
NTUB drav	ving				····		· · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		
AV NV	AS	NS			2012		State			
Name	Vis	Sel 🔼								
All Layers		+				1100	1.000		2	
default	+-	+				N.A.M.	in Mari		\geq	
 △ Layer 	P V	S 🛆								
NTUB	drw 👿									
NPLUS	drw 👿 drw 👿								8	
PPLUS	drw 🖉					1.11	1990		2	
MIDOX	drw 👿					illinilli	addina)	anna 1		
HRES	drw 👿	۷ 🖌	1.1							
POLY1	drw 🛓			···	· ·. · ·. · ·.	···. ··. ··.	···. ··. ··.	••. ••. ••	<u></u>	
POLY2	drw 👿 drw 👿									
MET1	drw 👿			1.11						
MET1	pin 🧕									
VIA1	drw 👿	≤ ⊻	1.1			····				
MET2	drw 💆						<u> </u>			
MET2	pin 👿 dnu 🖬		1			www			olodoji	
Objects		đΧ				11-11-11-11-11-11-11-11-11-11-11-11-11-				
Objects	l V					MiniM.	<u>haillhan</u>			
- Instances						<u>anninn</u>				
Pins					S MA		HA MA			
Vias	<u>.</u>	1000		11277	1111	11111	777777	17777	182626	
Objects	Grid	s								


- Extend the PPLUS around the contacts
- Select PPLUS from the LSW
- Draw a rectangle with 'r'
- Start from the bottom right of the gnd MET1 and join to the NMOS NPLUS




- Add metal connections
- Select MET1 dg in the LSW
- Draw path with 'p'
- Press F3 while drawing the path to get the options box
- Change the width to 0.5um
- Draw the paths as shown




- Connect the gates
- Press 'o' for contact
- Choose P1 contact
- Place as shown
- Add POLY1 path to connect gates to contacts
- Add MET1 path to connect the contacts together



- Add MET2 contacts
- Press 'o' to add contact
- Choose VIA1 contact
- Place as shown



- Add LABELs.
- select 'Create' → 'Label'.
- Add 'vdd!' first. Make sure MET1 is selected for vdd/gnd, MET2 for A/Y.
- You must name the nodes to match with the schematic view: A, Y, vdd! and gnd!.
- Generally, the labels are created for metal1 layers.
 In the Layers tab select the layer PIN metal1.
- If you feel necessary, change the Height size to about 0.5.
- Important: Do not forget to select the layer PIN metal1 before you create the label. For instance, in the figure, we have vdd! with metal1. Therefore, we have selected PIN metal1 in the Layers and just after that we have created the label. Note that in the figure, the '+' defines the layer that is associated to the label.



Learning Outcomes



After completing this unit, you should be able to:

- **1.** Use LayoutL to place transistors in a layout
- 2. Construct a simple layout, step by step
- **3. Use the DRC checking tool**
- 4. Search and explain errors

Running the DRC check

Now you must check if there are any errors in your layout, that is, you have to perform the Design Rule Check (DRC).

In this tutorial, the Assura software will be used. Thus, select Assura → Run DRC in the layout editor.



Running the DRC check

- For now, just specific rule validations will be checked. A group of rule validations is commonly known as switches. You can find them in the window Run Assura DRC. To define the switches you should select Set Switches and then with the CTRL key you can select more than one switch. Some key information about the technology we are using in this tutorial:
- Until the final stage of the layout of circuit, one can use the switches: no_coverage and no_generated_layers.
- During the phase that we are more interested in the drawing rules violation, one can use also the switches: no_erc andno_info.
- All the other DRC parameters must not be changed.

Running the DRC check

If you repeat the DRC and if there is already previous data, select OK to overwrite and OK to stop seeing the current one. After that, select Yes to display the results.



Running the DRC check

In the RUN Assura DRC window:

- The Cell name should be the same as your Run name.
- 2. Technology should be chosen by c35b4
- 3. The design rule file should be


home/designkits/ams/v400/assura/c35b4/c35b4/ drc.rul

 Select the switches no_coverage and no_generated_layers

-	Run Assura DRC
Layout Design Sourc	e 🛛 🔽 Compare two layouts 🔲 🤇 Generate LyL Compare Rules
Library1	CelD .verter_for_layout View layout Browse
ave Extracted View	/ 🔄 View Name drc_extracted
Area To Be Checked	Full
Hun Name erter	_for_layout Run Dictory ./Assura
Run Location	local 🔽
View Rules Files	🗹 Technology c35b4 🔽 Rule Set default 🔽
Rules File	nkits/ams/v400/assura/c35b4/c35b4/drc.rul View (Reloa
Switch Names	no_coverage no_generated_layers Set Switches
🗆 KoF Include	nkits/ams/v400/assura/c35b4/c35b4/DRCinclude.rsf View
Variable	Value Default Description
None 🔽	
View avParameters	Modify avParameters 4 avParameters are set.
View Additional Fund	ctions

Running the DRC check

Ideally you should get no DRC errors!



Lots of errors

- But you will typically get many, many errors
- This is normal one small thing can cause many errors

Error Layer Window	1	
File View Error-Visibility Show Error by		Help
[1] BAD_SUBSTR_SUBTAP_MULTCONN_ERC	¥	
	★ → [1] inverter_layout_02 layout Library1	
[1] BAD_SUBSTR_SUBTAP_MULTCONN_ERC		
[1] POS1 Minimum POLY1 spacing = 0.45 notch		
[1] POC1 Minimum POLY1 to DIFF spacing = 0.2		
[1] COC2 Minimum POLY1CON to DIFF spacing = 0.4		
[2] M1W1 Minimum MET1 width = 0.5		
[1] M1S1 Minimum MET1 spacing = 0.45		

School of Electronics and Computer Science, University of Southampton, UK

How do we find the errors?


You can select a fault and click on the arrow and the tool will zoom in to the location of your specific DRC error.


💥 Error Layer Window	
File View Error-Visibility Show Error by	Help
[1] BAD_SUBSTR_SUBTAP_MULTCONN_ERC	Ĭ
	★ ★ [1] inverter_layout_02 layout Library1
[1] BAD_SUBSTR_SUBTAP_MULTCONN_ERC	
[1] POS1 Minimum POLY1 spacing = 0.45 notch	
[1] POC1 Minimum POLY1 to DIFF spacing = 0.2	
[1] COC2 Minimum POLY1CON to DIFF spacing = 0.4	
[2] M1W1 Minimum MET1 width = 0.5	
[1] M1S1 Minimum MET1 spacing = 0.45	

School of Electronics and Computer Science, University of Southampton, UK

How do we find the errors?

- In this case: contact is too close to the diffusion.
- If we want details on an error, use the explain marker tool then click on the error.





How do we find the errors?

This will list the reason for all markers which are beneath the place you clicked

[1] BAD_SUBSTR_SUBTAP_MULTCONN_ERC		
[1] POS1 Minimum POLY1 spacing = 0.45 notch		
[1] POC1 Minimum POLY1 to DIFF spacing = 0.2		
[1] COC2 Minimum POLYICON to DIFF spacing = 0.4		
[2] M1W1 Minimum MET1 width = 0.5		
[1] M1S1 Minimum MET1 spacing = 0.45		

You can check the correct spacings, then using a ruler 'k' you can correct the layout

School of Electronics and Computer Science, University of Southampton, UK

DRC Examples

CPU TIME = 00:00:01 TOTAL TIME = 00:00:04

********* Summary of rule violations for cell "counter4bit layout" *********

errors Violated Rules

- 2 INFO: hot nwell
- 1 Label/Pin is on a net with a different name
- 1 M1R1 Minimum density of MET1 area [%] = 30
- 1 M1S1 Minimum MET1 spacing = 0.45
- 1 M2R1 Minimum density of MET2 area [%] = 30
- 13 M2S1 Minimum MET2 spacing = 0.5
- 1 M3R1 Minimum density of MET3 area [%] = 30
- 1 M4R1 Minimum density of MET4 area [%] = 30
- 5 ODC3 Minimum NDIFF to HOT_NTUB spacing (no PTAP in between) = 2.6
- 1 POR1 Minimum density of POLY1 area [%] = 14
- 27 Total errors found

DRC Examples

2 INFO: hot nwell

One of the reasons for this errors VDD is not connected to the N-well

For digital design: the best bet is to create a new layout cell view, that you instantiate the imported cell into, that connects VDD and GND correctly.

Multiple Stamped Connections

You may have a short through the substrate or nwell

This kind of error might indicate that you have more than one well contact, with the metal connected to different nets. This means you've got a "soft connect" through the well (not quite a short, because the well is resistive). It may be that you're making a connection via the well, which is almost certainly not what you want!

DRC Examples

Latchup rule LAT3 distance s/d diff pgate net_welltap > 20

This error could be generated if the distance between the s/d region and the welltap is larger than 20. To avoid such an error, keep the distance btween your transistors and VDD or GND less than 20

What about the metal minimum area errors?

M1R1 Minimum density of MET1 area

This means that the amount of metal1 shapes in your design is less that 30% of the chip area. 30% is the minimum required. Density is very important for planarity and pattern etching. It is important to avoid the dishing/

erosion in the modern nanotechnologies with Copper BE.

- In fact the vendor will solve this problem by adding 'dummy' MEt1shapes into your layout.
- In our case, use the no_erc switch when you do DRC

Summary

- LayoutL can be used to automatically place the transistors in a layout
- There are many shortcut keys to learn for layout
- The DRC check and error correct cycle takes the majority of your time during layout
- DRC errors can be viewed on the layout directly and then explained, or searched for
- There are many many advanced layout techniques



Lab: Layout



Objective: Create the layout for your inverter design. DRC check the design and correct errors until the design is error free

