

ARM® AMBA®3 AHB-Lite

Overview

# ARM® AMBA® Open Specification

- Open standard (No License required)
- The de facto standard for on-chip communication
- Used as on-chip interconnect for connecting and managing functional blocks in a System-on-Chip
- Promotes design re-use by defining common interface standards for SoC modules
- AMBA Family: AMBA 5, AMBA 4, AMBA 3 & AMBA 2
- AMBA 5 CHI (Coherent Hub Interface) specification is the latest addition to the AMBA (mainly used for server and networking SoCs)
- More info: <http://www.arm.com/products/system-ip/amba/amba-open-specifications.php>

# AMBA Acronyms

- Acronyms


- AMBA<sup>®</sup> → Advanced Microcontroller Bus Architectures
- AXI → Advanced eXtensible Interface
- ACE → AXI Coherency Extensions
- AHB → Advanced High-Performance Bus
- APB → Advanced Peripheral Bus
- ATB → Advanced Trace Bus
- ASB → Advanced System Bus

Image Source: Google.com



# How to access the full specification?

- Go to <http://infocenter.arm.com/>



The screenshot shows the ARM infocenter website at the URL `infocenter.arm.com/help/index.jsp`. The page features the ARM logo and the tagline "The Architecture for the Digital World®". A navigation menu includes "Products", "Support", "Community", "Markets", "About", and "Careers". Below the menu, a breadcrumb trail indicates the current location: "You are here: > Support > Documentation". A search bar is present with a dropdown menu set to "All documents" and a search scope of "All topics".

The left sidebar contains a "Contents" section with a tree view of documentation topics. The "AMBA" section is expanded, showing sub-topics like "AMBA specifications", "AMBA 4 and ACE", "AMBA 3", "Multi-layer AHB Tech", "AMBA 3 ATB Protocol", "AMBA 3 APB Protocol", "AMBA 3 AHB-Lite Pro", "AMBA AXI Protocol S", and "AMBA 2". The "AMBA 3 AHB-Lite Pro" item is highlighted.

The main content area displays the "AMBA 3 AHB-Lite Protocol Specification" page. It includes a "Home" link, the title "AMBA 3 AHB-Lite Protocol Specification v1.0", and a notice: "This document is only available in a PDF version to registered ARM customers." A light blue box contains the copyright information: "Copyright © 2008 ARM Limited. All rights reserved. Non-Confidential Restricted Access". A "PDF version" link with a PDF icon is also visible.


# AMBA 3 AHB-Lite

- Original AHB Specification was part of AMBA 2
- Subset of original AHB
- Reduced interconnect logic
- Simplifies slave design
- Master slave architecture
- Most of the designs have single master in the system
- Multiple masters still possible on multi-layer interconnect


# AMBA 3 AHB-Lite



# AMBA 3 AHB-Lite



- Single Master
- Simple slaves
- Easier module design/debug
- No arbitration issues



# AHB-Lite transactions

- Master

- Register Read
- Register Write
- Burst Read
- Burst Write



- Slave/Peripheral

- Can make Master wait
- Can give error response





# AHB-Lite Features

- Single Clock Edge operation
- Uni-directional busses
  - No tri-state signals
  - Good for synthesis
- Pipelined Operation




A system based on AHB-Lite


# Components of AHB-Lite System

- Master
  - Slaves/Peripherals
  - Address Decoder
  - Multiplexor
- } **AHB-Lite Interconnect**


# AHB-Lite Master



# AHB-Lite Slave




# AHB-Lite Master & Slave




Global Signals

# Decoder & MUX





# Pipelined Transactions (Conceptual Level)







# AHB-Lite Signals



# AHB-Lite Master Signals





# AHB-Lite Slave Signals



# AHB-Lite Master & Slave





# AHB-Lite Master & Slave



# Cortex M0 doesn't speak the entire language !

- Cortex M0 does not support BURST transaction
  - HBURST[2:0] is always 3'b000
- Cortex M0 does not support locked transactions
  - HMASTLOCK is always 1'b0
- Cortex M0 issues only non-sequential transfers
  - HTRANS[1:0] is either 2'b00 (IDLE) or 2'b10 (Non Sequential)

# AHB-Lite Master & Slave



# HTRANS[1:0]

HTRANS	Type	Description
00	<b>IDLE</b>	Master does not wish to perform a transfer
01	<b>BUSY</b>	Bus Master is in the middle of a burst but cannot immediately continue with the next transfer
10	<b>NON-SEQ</b>	Indicates the first transfer of a burst or a single transfer
11	<b>SEQ</b>	The remaining transfers in the burst are sequential address steps from the previous transfer. Step size is that of data width of transfer (which is shown by HSIZE)

Cortex M0 Always generates NON-SEQ Transactions



# HSIZE[1:0]

Address-phase:		Data-phase:			
HSIZE [1:0]	HADDR [1:0]	HxDATA [31:24]	HxDATA [23:16]	HxDATA [15:8]	HxDATA [7:0]
00	00	-	-	-	Rd[7:0]
00	01	-	-	Rd[7:0]	-
00	10	-	Rd[7:0]	-	-
00	11	Rd[7:0]	-	-	-
01	00	-	-	Rd[15:8]	Rd[7:0]
01	10	Rd[15:8]	Rd[7:0]	-	-
10	00	Rd[31:24]	Rd[23:16]	Rd[15:8]	Rd[7:0]

# HPROT[3:0] Protection Signal Encoding

<b>HPROT[3] Cacheable</b>	<b>HPROT[2] Bufferable</b>	<b>HPROT[1] Privileged</b>	<b>HPROT[0] Data/Opcode</b>	<b>Description</b>
-	-	-	0	Opcode fetch
-	-	-	1	Data access
-	-	0	-	User access
-	-	1	-	Privileged access
-	0	-	-	Non-bufferable
-	1	-	-	Bufferable
0	-	-	-	Non-cacheable
1	-	-	-	Cacheable

# Transactions

Transaction	Access
HTRANS [1:0] = 2'b00	IDLE
HTRANS [1:0] = 2'b10	FETCH
HROT [0] = 1'b0	
HSIZE [1:0] = 2'b10	
HWRITE = 1'b0	

## Instruction Fetch

## Data Access

Transaction	Access
HTRANS [1:0] = 2'b10	BYTE
HROT [0] = 1'b1	
HSIZE [1:0] = 2'b00	
HTRANS [1:0] = 2'b10	HALF-WORD
HROT [0] = 1'b1	
HSIZE [1:0] = 2'b01	
HTRANS [1:0] = 2'b10	WORD
HROT [0] = 1'b1	
HSIZE [1:0] = 2'b10	

# Control Signals Recap

## HTRANS[1:0]

IDLE  
BUSY  
NONSEQ  
SEQ

## HSIZE[2:0]

Byte  
Halfword  
Word  
Doubleword  
...

## HBURST[2:0]

SINGLE  
INCR  
WRAP[4|8|16]  
INCR[4|8|16]

## HPROT[3:0]

Data/Opcode  
Privileged/user  
Bufferable  
Cacheable

## HMASTLOCK

UNLOCKED  
LOCKED

# Transfer Response Signals


---

<b>HREADYOUT</b>	Multiplexor	When <b>HIGH</b> , the <b>HREADYOUT</b> signal indicates that a transfer has finished on the bus. This signal can be driven <b>LOW</b> to extend a transfer.
<b>HRESP</b>	Multiplexor	The transfer response, after passing through the multiplexor, provides the master with additional information on the status of a transfer. When <b>LOW</b> , the <b>HRESP</b> signal indicates that the transfer status is <b>OKAY</b> . When <b>HIGH</b> , the <b>HRESP</b> signal indicates that the transfer status is <b>ERROR</b> .


---

# AHB-Lite Transactions

# Basic transfer - Write




# Basic transfer - Read







# AHB Pipelined Transaction



# Pipelined Operation




# AHB basic signal timing – Adding wait states



Master will extend Address Phase B

# HREADY (Inform all)




# HRESP – Slave Response

<u>HRESP</u>	<u>Event</u>	<u>Bus Master operation</u>
OKAY	Access completed normally	
ERROR	Slave aborts access, (2 cycle response)	Master has option of continuing or terminating a burst containing an ERROR

It is permissible to continuously drive HRESP Low in a system which does not wish to generate any errors.

# ERROR Response




- If **HRESP = ERROR**, **CM0-DS** takes an exception and you should implement appropriate exception handler to catch the error

# A simple AHB-Lite Slave

AHB2LED.v

# AHB2LED TOP LEVEL




```
..
module AHB2LED(
    //AHBLITE INTERFACE
    //Slave Select Signals
    input wire HSEL,
    //Global Signal
    input wire HCLK,
    input wire HRESETn,
    //Address, Control & Write Data
    input wire HREADY,
    input wire [31:0] HADDR,
    input wire [1:0] HTRANS,
    input wire HWRITE,
    input wire [2:0] HSIZE,

    input wire [31:0] HWDATA,
    // Transfer Response & Read Data
    output wire HREADYOUT,
    output wire [31:0] HRDATA,

    //LED Output
    output reg [7:0] LED
);
```




# Sampling Address & Control



```
//Address Phase Sampling Registers
reg rHSEL;
reg [31:0] rHADDR;
reg [1:0] rHTRANS;
reg rHWRITE;
reg [2:0] rHSIZE;

//Address Phase Sampling
always @(posedge HCLK or negedge HRESETn)
begin
    if(!HRESETn)
    begin
        rHSEL    <= 1'b0;
        rHADDR   <= 32'h0;
        rHTRANS  <= 2'b00;
        rHWRITE  <= 1'b0;
        rHSIZE   <= 3'b000;
    end
    else if(HREADY)
    begin
        rHSEL    <= HSEL;
        rHADDR   <= HADDR;
        rHTRANS  <= HTRANS;
        rHWRITE  <= HWRITE;
        rHSIZE   <= HSIZE;
    end
end
end
```

# Sampling Address & Control



```
//Address Phase Sampling Registers
reg rHSEL;
reg [31:0] rHADDR;
reg [1:0] rHTRANS;
reg rHWRITE;
reg [2:0] rHSIZE;

//Address Phase Sampling
always @(posedge HCLK or negedge HRESETn)
begin
    if(!HRESETn)
    begin
        rHSEL    <= 1'b0;
        rHADDR   <= 32'h0;
        rHTRANS  <= 2'b00;
        rHWRITE  <= 1'b0;
        rHSIZE   <= 3'b000;
    end
    else if(HREADY)
    begin
        rHSEL    <= HSEL;
        rHADDR   <= HADDR;
        rHTRANS  <= HTRANS;
        rHWRITE  <= HWRITE;
        rHSIZE   <= HSIZE;
    end
end
end
```

```
67 //Data Phase data transfer
68 always @(posedge HCLK or negedge HRESETn)
69 begin
70     if(!HRESETn)
71         LED <= 8'b0000_0000;
72     else if(rHSEL & rHWRITE & rHTRANS[1])
73         LED <= HWDATA[7:0];
74     end
75
76 //Transfer Response
77 assign HREADYOUT = 1'b1; //Single cycle Write & Read. Zero Wait state operations
78
79 //Read Data
80 assign HRDATA = {24'h0000_00,LED};
81
```

# Lab

- Analyse the AHB2LED.v file provided
- In the next lab, we will look into system integration, simulation and implementation of a complete AHB-Lite System using Cortex M0 Design Start core