Application Note:

Cortex[™]-M0 Implementation in the Nexys2 FPGA Board – A Step by Step Guide.

Pedro Martos (<u>pmartos@fi.uba.ar</u> / <u>pimartos@gmail.com</u>) & Fabricio Baglivo (<u>baglivofabricio@gmail.com</u>)

Buenos Aires University – School of Engineering <u>www.fi.uba.ar</u>

Embedded Systems Laboratory laboratorios.fi.uba.ar/lse

Contents

Introduction	
Prerequisites	3
Workflow	4
Software Development and Simulation	5
Basic system implementation	
Functional Simulation	
Hardware Verification	
Conclusions	
Acknowledgements	45
Legal Notice	
Source Code	

Revision History:

Date	Version	Change
24/May/2011	1.00	Initial Release.

For questions, comments, or improvements to this application note, please contact the authors at the emails shown above. Thanks.

Introduction

This application note is a step by step guide for a basic implementation of the Cortex-M0 DesignStart (or "Cortex-M0_DS" for short) processor in an FPGA board. It's intended as a starting point to build a system around the Cortex-M0_DS processor. The system described in this application note has a Cortex-M0_DS processor, reset, preloaded memory with a program that fetches constants from memory at regular intervals, and a pattern detector attached to the data bus. When a specific pattern appears on the data bus, an LED turns on; when another specific pattern appears on the bus, the LED turns off.

The Cortex-M0_DS deliverables from ARM include only the processor and a non sinthesizable testbench, so we will implement these other parts around the processor to build a synthesizable system: the software executable image, a reset synchronizer, a memory holding the program, the system clock, and the detector module that will command the LED.

This system was developed using Microsoft Windows XP SP3 32-bit edition as a host OS, Xilinx ISE 12.2 for WinXP32 as the FPGA development tool, and the ARM/Keil MDK 4.14 Evaluation Version for the software development tools. The hardware is based on a Xilinx Spartan3E-500 FPGA (Nexys2 board from Digilent). Other combinations of development tools, operating systems, and FPGA boards should work with minor changes.

Prerequisites

Hardware & Software

- a) Nexys2 board <u>http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,789&Prod=NEXYS2</u>
- b) Xilinx ISE12.2 development tools
 <u>http://www.xilinx.com/products/design-tools/ise-design-suite/index.htm</u>
- c) Digilent Adept software <u>http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,66,828&Prod=ADEPT2</u>
- d) Digilent Plugin for Xilinx tools <u>http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,66,768&Prod=DIGILENT</u> <u>-PLUGIN</u>
- e) Cortex-M0 DesignStart deliverables http://www.arm.com/support/university/index.php

- f) ARM/Keil MDK evaluation version http://www.keil.com/arm/mdk.asp
- g) BIN to COE conversion utility http://www.sourceforge.net/projects/bin2coe

Recommended level of knowledge:

- a) Digital systems design and VHDL language: intermediate
- b) Processor architectures: intermediate
- c) Verilog language: basic
- d) "C" programming language: intermediate
- e) Embedded systems programming using "C": intermediate
- f) Cortex-M0 assembler language: basic
- g) AMBA-LITE[™] bus: basic
- h) ARM/Keil MDK: basic
- Xilinx ISE: intermediate; up to the level of the Xilinx FPGA Design Flow Workshop available at the Xilinx University Program: www.xilinx.com/university/workshops/fpga-design-flow/index.htm

Workflow

- A) Software Development and Simulation: Using the ARM/Keil MDK, we will develop and simulate a simple software program to verify memory fetches of predefined constants.
- B) Basic System Implementation: Using the Xilinx ISE, we will implement a basic synthesizable system that can execute the code developed in (A)
- C) Functional Simulation: Using the ISIM tool, we will simulate the system generated in(B) and verify that the predefined constants appear on the processor's data bus.
- D) Hardware Verification: A ChipScope Pro module will be added to the system developed in (B), so that we can see the internal signals. The system will be synthesized and downloaded to the board, and we will verify the memory fetches and the LEDs flashing on and off.

Software Development and Simulation

In this step we will create a project in the ARM/Keil MDK IDE with a program that fetches two constants from memory at regular intervals.

To do that we create a new project with ARM Cortex-M0 as the chosen CPU:



Next, add the sources "main.c" and "vectors.c" (listings in the "Source Code" section). If desireable, change the name "Target 1" to "CM0_DS" and "Source Group 1" to "BlinkingLed", or choose other names too.



The main.c source has the executable code, and vectors.c source has the base address for the stack and ARM exception vectors. The only exception vector used in this application is the Reset Handler. Remember to use the correct value for "period", depending if you are simulating or if you are building an image for FPGA implementation. For simulation purposes, use 200 as "period" value. For implementation in FPGA, use 20000000 instead.

Next, set the Options for Target CM0_DS in tabs "Target", "Output", "ASM", "Linker", & "Debug": In the "Target" tab, choose a working frequency, for example 10 MHz (this frequency should be the same as the system clock frequency in the FPGA project in step (B)), and also implement a ROM memory with size 1024 bytes, and a RAM memory with size 1024 bytes. This provides a total memory size of 2048 bytes.

RM Cortex-M0								
		Xtal (MHz):	0.0	Code 6	aeneration			
	D	Grant (united b		Γu	se Cross-M	lodule Optimi:	zation	
Uperating system	JINONE		-	ΓU	se MicroLl	B	🔲 Big Endian	
				ΓU	se Link-Tir	ne Code Gen	eration	
Read/Only Mem	ory Areas			- Read/	Write Mem	ory Areas		
default off-chip	Start	Size	Startup	default	off-chip	Start	Size	Nolnit
□ ROM1:			С	Г	BAM1:			
F ROM2:			C	Г	RAM2:			- Γ
F ROM3:		<u> </u>	- c	Г	RAM3:		- i	
on-chip					on∙chip		1	
IROM1:	0x0	0x400	•	•	IRAM1:	0x400	0x400	•
IROM2:			- C	Г	IRAM2:			Г
		ako					1.142	

Fig.3

In the "Output" tab, choose a folder for the objects generated by the toolchain, the name of the executable image, and the option to generate a .HEX file with the code.

	bug buildes
Select Folder for Dbjects Name of Executable:	BlinkingLed
C Create Executable: .\objs\BlinkingLed	71 <u></u> 2
☑ Debug Information	🔽 Create Batch File
✓ Create HE≚ File	
✓ Browse Information	
C Create Library: .\objs\BlinkingLed.LIB	

In the "Asm" tab, choose Thumb Mode.

vice Targ	iet Output Listing User C/C++ Asm Linker Debug Utilities	
Conditiona	al Assembly Control Symbols	
Define:		
Undefine:		
Language	/ Code Generation	
	🦳 Split Load and Store Multiple	
F Read-	Only Position Independent	
	·	
F Read	 ⊻rite Position Independent	
□ Read □ Ihumb	vite Position Independent ⊨Mode	
□ Ready □ Ihumb □ No Washington	 Wite Position Independent) Mode ∳mings	
□ Read I humb No W ₂	Write Position Independent) Mode amings	
□ Read- □ Ihumb □ No Ws Include Paths	Write Position Independent Mode arrnings	
F Read	Write Position Independent Mode arnings	
☐ Read ↓ Ihumb ↓ No Ws ↓nclude Paths <u>Misc</u> Controls	Write Position Independent Mode amings	
☐ Read ↓ ↓ Lhumb ↓ No W <u>s</u> ↓ nclude Paths Controls Assembler	Write Position Independent Mode amings 	
F Read	Write Position Independent b Mode amings 	
☐ Read <u>A</u> ✓ Ihumb <p< td=""><td>Write Position Independent Mode amings </td><td></td></p<>	Write Position Independent Mode amings 	
Read Inum Include Paths <u>Misc</u> Controls Assembler control string	Write Position Independent Mode amings 	

Fig.5

In the "linker" tab, because we use the evaluation version of the toolchain, we need to set the base addresses by hand and instruct the linker how to deal with the exception vector table. Set the "R/O" (ROM) base address to 0x00000000 and "R/W" (RAM) base address to 0x000000400, then add "--entry 0x15 --first=vectors.o(__Vectors)", to the "Misc. Controls" to locate the vector table defined by vectors.c.

	et Output Listing User C/C++ Asm Linker Debug Utilities
└── <u>U</u> se Mer └──Ma <u>k</u> └──Do <u>n</u> ↓ Rep	nory Layout from Target Dialog PKV Sections Position Independent PR0 Sections Position Independent R0 Sections Position Independent Search Standard Libraries glisable Warnings:
Scatter	Edit
1 115	
<u>M</u> isc controls	entry 0x15first=vectors.o(Vectors)

In "Debug" tab, ensure that "Use Simulator" tick is selected for debugging purposes.

Use <u>s</u> imulat	or Settings	∫ C ∐se: 💽 S	ettings	
Limit Speed	to Real-Time			
Load Applic Initialization File:	ation at Startup	✓ Load Application at Startup	ain()	
	Edit		Edit	
- Restore Debu	g Session Settings	Restore Debug Session Settings		
🔽 Breakpo	ints 🔽 Toolbox	🔽 Breakpoints 🔽 Toolbox		
Vatch V	Vindows & Performance Analyzer	🔽 Watch Windows		
Memory	Display	Memory Display		
CPU DLL:	Parameter:	Driver DLL: Parameter:		
SARMCM3.DLI	-	SARMCM3.DLL		
, Dialog DLL:	Parameter:	Dialog DLL: Parameter:		
Dialog DLL:	Parameter:	Dialog DLL: Parameter: TARMCM1.DLL		

Fig.7

Now, build the executable image from the sources using the "build" button or the project menu "build target".



Fig.8

If everything went fine, you should have the executable image in elf format "BlinkingLed.axf". Simulate the program with the "start/stop debug session" button.

In the simulation, use the F11 key to step through the assembly code, noting its relationship with the C source code (the assembly code may differ depending on the MDK version used).





When the C assignment line executes with constant 0xaaaa5555 (place a breakpoint on the instruction to stop the processor before the instruction executes), note that the assembler generates an ARM PC-relative load instruction (LDR) to load that constant from memory into a register, so there is a memory access using the HRDATA bus (the HRDATA bus is the processor's read data bus. Data coming into the processor uses this bus). In the FPGA, a detector module connected to the HRDATA bus will search for this constant or the constant 0xf0f0f0f0 to turn on and off an on-board LED.

Now reset the processor and place a breakpoint in line 40 where the first memory access that loads the constant 0xf0f0f0f0 (LedOff) is done. Run the program (with F5) until the breakpoint is reached and take note the simulation time 242.20 uS, which is the execution time starting from the "main" function (it doesn't take into account the processor setup time). This time will be compared to the hardware functional simulation time.

In this section:

- A software project was created in ARM/Keil MDK configured for the Cortex-M0_DS processor.
- C sources "main.c" and "vectors.c" were added to the project which included a ready to execute a program with the exception vectors and stack configured.
- The source code was simulated and debugged.

Basic system implementation

This section will describe how to generate a project in ISE using the Cortex-M0_DS processor. Necessary modules will also be added to implement a basic system capable of running programs.

To do this, create a new project in ISE called "CM0_DSSystem" using the Spartan3E-500 speed grade 4 device, with preferred language "VHDL".

lect the device and design flow for	the project	
Property Name	Value	
Product Category	All	~
Family	Spartan3E	~
Device	XC35500E	~
Package	FG320	~
Speed	-4	~
fop-Level Source Type	HDL	~
Synthesis Tool	XST (VHDL/Verilog)	~
Simulator	ISim (VHDL/Verilog)	~
Preferred Language	VHDL	~
Property Specification in Project File	Store all values	~
Manual Compile Order		
/HDL Source Analysis Standard	VHDL-93	~
Enable Message Filtering		

Fig.10

For this Project, make a mixed implementation using Verilog and VHDL. The processor is described in Verilog and the additional modules in VHDL. The information to make a mixed language project is in the XST User's Guide. The architecture of the project and the implementation files are shown here (the names in parenthesis are submodules of each module). The .vhd sources are in the "Source Code" section.



These .vhd and .v files will be added to the project. The next sections will explain how to generate/add each one.

CM0_DSSystem:

This is the top module of the implementation. It has the connections between the submodules and the interface to the LEDs and Crystal Oscillator on the board. The module description is in the file "CM0_DSSystem.vhd", so add it to the project using the "Project - >Add source..." or "Project - > Add copy of source..." menu in ISE. The submodules (marked with a "?") will be added in the next subsections.



Fig.12

Cortex-M0 DesignStart:

This is the processor. Its implementation is in "cortexm0ds_logic.v" (obfuscated implementation) and "CORTEXMODS.v" (interfaces and processor registers and signals). They are part of the deliverables from ARM. There is more information about these files in the processor release notes. You need to add those files to the project using the "Project - >Add source..." or "Project - > Add copy of source..." menu in ISE.



Fig.13

10 MHz Clock:

This module generates the system clock at 10 MHz from the 50 MHz board's external oscillator. To do this in ISE, create a new ipcore called "SystemClock" using a DCM. In "Project", select "new source" from type "ip (coregenerator)" and type "Single DCM SP", and name it "SystemClock", and with description in VHDL:

Select Source Type Select source type, file name and its location.	
BMM File ChipScope Definition and Connection File Implementation Constraints File IP (CORE Generator & Architecture Wizard) MEM File Schematic User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Deckage VHDL Test Bench Embedded Processor	Elle name: SystemClock Logation: I\CortexM0\ProyectoISE\CM0_D5_System\ipcore_dir

Select the "View by Function" tab and choose "Single DCM_SP" from the "FPGA Features and Design - > Clocking - > Spartan-3E, Spartan-3A" subtree.

View by Function	View by Name				
Name	A	Version	Status	License	2
	king Wizard rtan-3 ttan-3E, Spartan-3A Board Deskew with an Internal Deskew (DCM_SP) Cascading in Series with Two DCM_SP Clock Forwarding / Board Deskew (DCM_SP) Clock Switching with Two DCM_SPs Single DCM_SP	1.6 12.1 12.1 12.1 12.1 12.1 12.1	Production Production Production Production Production		
🕀 💆 Virte	ex-4	¢.			١.
earch IP Catalog	37-5			Clear	

Fig.15

⊠AW File:		
tad\CortexM0\ProyectoISE\	CM0_DS_System\ipcore_dir\.\SystemClock.xaw	
Output File Type	O V <u>e</u> rilog	
Synthesis <u>T</u> ool		
Part		
xc3s500e-4fg320		Select
	<u>D</u> K <u>C</u> ancel	

Fig.16

Generate the ipcore with the following configuration:

In this window select the input frequency to 50MHz (This is the oscillator frequency of the board).

🐉 Xilinx Clocking Wizard - General Setup	
CLKIN CLKFB D D CLKFB D D D D D D D D D D D D D	CLK90 CLK90 CLK180 CLK270 CLK270 CLK27180 CLK27180 CLK72 CLX72
Input Clock <u>Frequency</u> 50 ⊙ M <u>H</u> z ○ ns	Phase Shift Type: NONE
CI KIN Source	Feedback Source
 External Internal Single Differential 	External Single Differential
Divide By ⊻alue	Feedback Value ⊙ 1× ○ 2×
Use Duty Cycle Correction	< <u>B</u> ack <u>N</u> ext> Cancel

Fig.17



Fig.18

In this window, set the output frequency to 10 MHz (This is the frequency set up in the ARM/Keil MDK project) and press "Calculate" button.

DES Mod		Fin (MHz)	For	# (MHz)		
Low		0.200, 222,000	5.000	. 211 000		
LOW		0.200 - 333.000 5.000 - 311.000				
High		0.200 - 333.000	5.000	0 - 311.000		
nputs for Jitter Calculat	ions					
nput Clock Frequency:	50 MHz					
 Use output requer 		o				
	● M <u>H</u> z (O Ūs				
Use Multiply (M) an	d Divide (D) values	-				
M 4 0	D 1					
Calculate						
ienerated Output						
M	D	Output	Period Jitter (unit	Period Jitter		
		rieq (Mriz)	intervalj	(рк-то-рк из)		
2	10	10	0.02	2.34		

Fig.19

This should be the configuration:

⁹ Xilinx Clocking Wizard - Summary	L
Feature Summary:	
A single DCM_SP configured	
iles To Be Generated:	
File Directory: C.Ygnacio/Facultad/LortexM0/ProyectoISE/LDM0_DS_System/upcore_dir ApcMv/kr file: SystemClock.xxw HDL file: SystemClock.vhd UCF template file: SystemClock_arwz.ucf	
lock Attributes:	
LLKSZ_DMUETPY=2 LLKSZ_MULTIPLY=2 LLKN_PERIOD = 20.000	
 Show all modifiable attributes Show only the modifiable attributes whose values differ from the default 	
< Back Finish	Cancel

Fig.20

Detector:

This module will be attached to the processor's HRDATA bus and will be responsible for reading the data on that bus. When the value 0xaaaa5555 is on the bus, LED3 turns on. When 0xf0f0f0f0 is on the bus, LED3 turns off. The module description is in the file "Detector.vhd". You need to add it to the project using the "Project - >Add source..." or "Project - > Add copy of source..." menu in ISE.



Fig.21

Reset synchronizer:

This module generates a delay using a counter and then it generates an active-low reset pulse lasting five clock cycles. This is synchronized with the rising edge of the system clock. The synchronizer can be implemented in a single module, but for clarity here, it is implemented using one module (SyncReset.vhd) and 3 submodules (DelayCounter.xco; Counter2Constant.vhd y Constant2Pulse.vhd). You need to add the .vhd sources using the "Project - >Add source..." or "Project - > Add copy of source..." menu in ISE.

The module works as such: a counter generates a pulse that overflows, generating a delayed pulse synchronized with the system clock. This solution has some disadvantages: a) the pulse lasts for only one clock cycle (we need at least two clock

cycles to reset the processor) and b) the pulse is periodic (its period is the counter overflow), so the processor will be reset periodically.

To overcome this situation, add the modules Counter2Constant, Constant2Pulse, and SyncReset to the project. The module Counter2Constant generates a '0' to '1' transition in the first overflow of the counter, but the output is held as a '1' in the next counter overflows. The module Constant2Pulse generates a one clock cycle pulse synchronized with the '0' to '1' transition in the module Counter2Constant. Finally, the module SyncReset receives the output of the module Constant2Pulse, negates it, and generates a low pulse lasting five clock cycles. This pulse is used to reset the processor.

Here are the timing diagrams:



The logical diagram (using gates) for each module are listed below. We used FFs to be able to set initial values at '0'. In the next section you will create the Delay Counter module.





Counter2Constant







Fig.23

Binary counter configuration:

To generate the Reset Synchronizer counter in ISE, create a new ipcore called "DelayCounter" using a binary counter. In "project", select "new source" from type "ip (coregenerator)" and type "Binary Counter", name it "DelayCounter", and with description in VHDL:

Select Source Wizard Select Source Type Select source type, file name and its location.	
BMM File ChipScope Definition and Connection File Implementation Constraints File IP (CORE Generator & Architecture Wizard) MEM File Schematic User Document Verilog Test Fixture VHDL Library VHDL Test Bench Embedded Processor	Elle name: DelayCounter Logation: I\CortexM0\ProyectoISE\CM0_D5_System\ipcore_dir
More Info	Next > Cancel

Fig.24

Select the "View by Function" tab and choose "Binary Counter" from the "Basic Elements - > Counters" subtree.

se	
	Clea

Fig.25

The binary counter should have the following configuration:

The output width is set for 20 bits (2^20 counts), with 1-bit increment.

The final count is 250 (0xFA) and the overflow value is 249 (0xF9). We intentionally used a small counter value to speed up the simulation. In the hardware implementation you may use values according to the counter's size to control the processor's startup delay time.

iymbol & ×	logiC RE		Binary (Coun	ter	1
	Component Name	DelayCoun	ter			
	Implement using	Fabric	14			
	Output Width	20	Range: 1256			
	Increment Value	1	Range: 1FFFFF	(Hex)		
	Loadable					
	Restrict Count		Final Count Value	FA	Range: 1	FFFFE (Hex)
	Count Mode	UP	*			
in the sto	Sync Threshold	Output	Threshold Value	F9	Range: 1	FFFFF (Hex)
load	Control					
	Clock Enable	(CE)				
10	Synchronous	Clear (SCLF	1)			
	Synchronous	Set (SSET)				
and	Synchronous	init (SINIT)	Init Value	0		Range: 0FFFFF (Hex)
104	Synchronous	Set and Ck	iar (Reset) Priority	Repet	Coverrid 👻	
	Synchronous	Controls an	d Clock Enable(CE) Pr Sync	Override 🜱	
	Power-on Re	set Init Valu	0	0		Range: 0FFFFF (Hex)
	Latency Settings					
	Latency Configura	ation	Manual	Latency		1 Range: 132
	Feedback Latency	Configurat	ic Manual	Feedba	ck Latency	0 Range: 04
	Load Sense		Active High			

Fig.26



Fig.27

Memory:

This is a basic system, so the RAM and ROM will be implemented as a single memory component with the ROM part containing the program. A 2KB system was defined in the software program, but the processor always accesses 32 bits (4 bytes) per memory access, so it's necessary to implement a memory with 512 words of 32-bit length each. To initialize the memory, a .coe file is needed with the memory contents. To get this file, we need a .bin (binary image) file first. This can be obtained from the .axf file generated in ARM/Keil MDK. To get "BlinkingLed.bin" file from "BlinkingLed.axf" file, use the "fromelf" utility (this tool is bundled with ARM/Keil MDK). This is a command line utility, so it can be invoked as such:

"fromelf - -bin - -o BlinkingLed.bin BlinkingLed.axf"

Use the utility "Bin2Coe" to generate a COE formatted ASCII file from "BlinkingLED.bin" that will be used to initialize the memory. This is also a command line utility, so it can be invoked as such:

"bin2coe BlinkingLed.bin BlinkingLed.coe 512"

To generate the memory, we need to create a core called "Memory" using the block memory available in the FPGA, Again, in "project", select "new source" from type "ip (coregenerator)", type "Block Memory Generator", name it "Memory", and with description in VHDL:

•	
	Elle name: Memory Logation:
P WHDL Package WHDL Test Bench Embedded Processor	[\CortexM0\ProyectoISE\CM0_D5_System\ipcore_dir

Select the "View by Function" tab and choose "Block Memory Generator" from the "Memories and Storage Elements - > RAMs & ROMs" subtree.

View by Function	View by <u>N</u> ame		1122 22	1922 3	100	
FPGA Fea Math Fund Math Fund Memories FIFOs FIFOs Memo	tures and Design :tions & Storage Elements : rv Interface Generator:	5				
🖻 🍎 RAMs	& ROMs			- weeks to be a second		
 	ock Memory Generator istributed Memory Gene Bus Interfaces nage Processing	rator	5.1	Production		
Search IP Catalog:						Clear
				Г	Oply IP compatib	le with chosen par

Fig.29

The memory must be generated with the following configuration:

Here we use the default values.



Fig.30

Here we configure the memory to be one of 512 words (depth) of 32-bit each (width), and add an "enable" signal (check "Use ENA Pin" box).

💐 Block Memory Generator				
View				
IP Symbol & ×	logiC ^{RE}	Block Memo	ry Generator	4.2
	Port A Options Memory Size Write Width 32 Write Depth 51	Range: 11152 2 Range: 290112	Read Width: 32 V 00 Read Depth: 512	4.2
	O Write First		O Always Enabled	
WEAD 01	🔘 Read First		💿 Use ENA Pin	
RSTA	💿 No Change			
LUCA → INJECTOBITERR → NJECTOBITERR → ADDR9[0:9] → DINBP1:9] → REDCEB → WEBP:0] → REDCEB → UVEBP:0] → CU/9 →				
🍳 IP Symbol 💐 Power Estimation	Datasheet	< Back Page 2 of 5 Ne:	xt > Generate Cancel	Help

Fig.31

Here tell the memory generator where is the .coe file with the program (it will be copied to the ..\ipcore directory).

💐 Block Memory Generator	
View	
IP Symbol 8 ×	lagi RE Block Memory Generator 4.2
ADORA(8:0) DINA(01:0) BINA REVCA	Optional Output Registers Port A Register Port A Output of Memory Primitives Register Port A Output of SoftECC logic Use REGCEA Pin (separate enable pin for Port A output registers) Pipeline Stages within Mux 0 Mux Size: 1224488x1 Latency added by output register(s): Port A: 0 Clock cycle(s) For Spartan-6 Latency information may not be accurate Memory Initialization Coe File rexM00/ProyectoISE/CM0_DS_System/BlinkingLed.coel Browse Show Fill Remaining Memory Locations Remaining Memory Locations (Hex) 0
👌 IP Symbol 🔇 Power Estimation	Qatasheet Age 3 of 5 Next > Qenerate Qancel Help



Then add a reset input for the memory.

💐 Block Memory Generator	
⊻iew	
IP Symbol	Block Memory Generator
	Power Estimate Options
	Output Reset Options
	Port A
	VIIca PSTA Pin (cat/recat nin)
DINA(31:0)	
REGCEA	
WEA(0.0)	
	20]
INJECTOBITERR	
10700000	
DINBI31.01	
ENB	
REDCEB	
WEB[0:0]	
RSTB	
0.000	
🕴 IB Symbol 🔮 Power Estimation	Datasheet < Back Page 4 of 5 Next > Generate Cancel Help



Fig.34

When the memory is added to the project, you will see in the top module (CM0_DSSystem.vhd), in the memory instantiation section (Inst_Memory : Memory at line 174), that the there is a "misaligment" between the memory address bus and the processor address bus (see "addra" signal at line 180):

Memory address Bus[0] < - - > Processor Address Bus[2] Memory address Bus[1] < - - > Processor Address Bus[3]...

and so on. Also, the processor's address bus bits [1] and [0] are discarded.

This is because on the Cortex-M0, all data accesses need to be aligned on the appropriate memory addresses, otherwise the processor does an unaligned data access and takes data from the wrong place. So, as the processor always performs a 32-bit data fetch on a memory access in hardware, if the data needed by the software is less than a 32 bits, it's trimmed from the 32-bit word fetched. So, the memory layout should always be 32 bits in length. As an example, suppose this data:

mem address 0x00: 0xFEDCBA98 mem address 0x01: 0x76543210

(In Xilinx ipcore memories configured for 32-bit word length, each memory address holds 32 bits/4Bytes, so memory address 0x01 stands for the 5th byte).

So, if the software asks for the byte at address 0x02, the processor puts 0x0000002 in HADDR, and takes the 3rd quarter of the 32-bit word fetched on the HRDATA bus at memory address 0x00 (0xDC in this case). If the software asks for the half word (16-bit) at address 0x02, the processor puts 0x0000002 on HADDR, and takes the 2nd half of the 32-bit word fetched in HRDATA bus at memory address 0x00 (asking for the halfword at address 0x01 generates an exception), and so on. If the software asks for the 32-bit word at address 0x04, the processor puts 0x00000004 on HADDR and takes the full 32-bit word fetched in HRDATA bus from memory address 0x01. Further, asking for a word at address 0x01, 0x02, 0x03, 0x05, 0x06, or 0x07 generates an exception because word access must be 4-byte aligned and halfword access must be 2-byte aligned.

So, the misalignment between the processor address bus and the memory address bus not only avoids an unaligned access in hardware, (if the software does an unaligned access because of bad pointer arithmetics, the exception still happens), it also simplifies the memory device to use. Only a simple 32-bit width memory is needed and the routing problems associated with accesses to sub-word data in hardware can be dismissed.

Once all of the modules are correctly generated and added to the project, the system is ready for a functional simulation:



Fig.35

In this section:

• A new Xilinx ISE project was created and a basic system using the Cortex-M0_DS processor and other modules were created, configured, and added to the project. All of these components are needed to run a precompiled program.

Functional Simulation

Functional simulation of the system can verify that the signals in the data read bus (HRDATA) are the expected ones and that the detector module works as expected. The ISIM tool (ISE Integrated Simulator) can be used to perform the simulation. Select the simulation option in the Design View ("Design -> View: Simulation").



Highlight the top module (CM0_DSSystem) and run the "Simulate Behavioral Model" process. Upon completion, the ISIM application starts.



By default the simulator runs for 1 uS, but the clock signal is not yet defined, so it's necessary to restart the simulator with the "Restart" button and force the clock signal that comes from the board's oscillator. To do this, select the "clock_in" signal and click with the right mouse button, then select the option "force clock" in the contextual menu. The forced signal parameters are shown in this figure:

🚟 Define Clock	? 🛛				
Enter parameters below to for alternating pattern (clock). As HDL code or any previously ap will be overridden	rce the signal to an signments made from within plied constant or clock force				
Signal Name:	/cm0_dssystem/clock_in				
Value Radix	Binary 💽				
Leading Edge Value:	1				
Trailing Edge Value:	0				
Starting at Time Offset:	0				
Cancel after Time Offset:					
Duty Cycle (%):	50				
Period	20 ns				
QK Cancel	Apply Help				

Fig.38

The period of 20 nS is for the 50 MHz oscillator in the Nexys2 board. Press the "OK" button and set 300 uS as simulation time. Then, simulate it by pressing the "Run for the time specified in the toolbar" button.

1	im ((M.63c) - [Default.wcfg]												
200 E	ile .	Edit View Smulation Window	Layout Help											
: []	B	🗄 🧠 : % 🖬 🗅 🗙 🕲		101			19 i p p	199 🏓 🖻 🖓	e ar l'i le c	°i 🖬 🕨 🗚 🕉	0.00. 📉 🧐 🗍			11521
hony	Ð											269 US		<u>^</u>
Mer	P	Name	Value	2	68.50 us	268.	55 us	268.60 us	268.65 us	268.70 us	268.75 us	268.80 us	268.85 us	268.90
	2	🖓 led0	1		to state		to state							
Files	~	🎧 ledi	0			_					-	-		
B	C	ᇉ led2	0	-								-		
So	0	led3	0											
QUU	1	Ling led4	1	-										
sses	21	1 leds	1											
roce	1	1 led7	1											
d pu	5	u dock_in	0											
e seo	2	1 syncresetpulse	1											
stan	闘	⊳ 🔣 dumm/[2:0]	0						0					
5	211	Image: Second State (31:0)	f0f0f0f0			1c5b4b02		X	0000e7	ee X		FOFOFOFO		
		Image: Market M Market Market Ma Market Market Ma Market Market Marke	00c80000			_			00c800	00				
jects		haddr[31:0]	000000c4	00000	0c2	X	000000	ι <u>4 Χ</u>	000000	<u> x</u>	0000	00c4	X 000000c8	
E I		hburst[2:0]	0						0	V	-			
[111]		b size[2:0]	n .		_	Y		2		\rightarrow	-	a 0	γ <u>2</u>	
		Itrans[1:0]	o			Ŷ		2	-	Ŷ]	X 2	
		> 📢 hwrite[0:0]	0						0					
		Va clock	0											
		interpretation in the second secon	0		3)(0)(3)(0		3/0/3/0	<u>X3X0X3X0X3</u>	<u>X0X3X0X3X0</u>)3)0)3)0)3	0)3)0)3	0/3/0/3/0)3)0)3)0)3)	032
		lig led_value	0											_
		Une reset_rom	0											_
				-		121		P.	209			24 - 96	100	
		201	1401	X1: 268.79000	0 us								-	
	land		S Defenden	<u>.</u>				-						> ~
	(min)	ala 👛 Baradaratan 🔯 Barda Bi	Derauk.w	ug Saaba	_									
	cons	ore 👿 breakpoints 🖓 Find in File	es Results 🛛 🚮 Search F	kesults										000.000



When the simulation completes, note that at simulation time 268.79 uS there's a 0xf0f0f0f0 pattern on the read data bus (HRDATA), and the detector module output (LED03) changes state from '1' to '0'. Compare this value with the one from software simulation (242.20 uS). The difference is because the software simulator timer starts at the "main" function (assembler instruction MOVS r2,#0xC8). This instruction is executed at simulation time 26.49 uS, so this simulation shows the system working as expected from the software simulation.

Note that if the software uses a "period" value less than 511 (0x1FF), as in this case (remember that "period" is 200 for simulation), you will see that the LED3 turns off for a very short period of time (a "glitch") instead of equal periods for '1' and '0'. This is due to the nature of the processor pipeline. When the "period" is less than 0x1FF, the memory image generated is such that when the software turns off the led, at execution of the "while(1)" branch, the processor is also fetching the next memory position (which has the 0xaaaa5555 value).

You can see the memory map in the debugger/simulator in ARM/Keil MDK that with a "period" less than 511, the 0xaaaa5555 constant is right next the "while(1)" assembler branch instruction. So, it's fetched at branch execution and the value appears in the HRDATA bus activating the Detector module output and changing the LED3 value back to '1'. When the "period" is greater than or equal to 511, the assembler generates a constant in memory to represent the "period" value, and this constant is placed right next the "while(1)" branch. So, LED3 has equal periods of '1' and '0' instead the of the "glitch" observed with the "period" values less than 511. You can see this in the memory map if you simulate the software with a "period" value of 512 or greater.

Other important simulation times and signals:

- At 25.14 uS the reset signal goes from '1' to '0', so the processor signals "Reset" and "Lock" start to have a defined value.
- At 25.64 uS the processor leaves the reset state. You can also see that the reset state lasts for five "clock" signal periods (remember that "clock" signal is the system clock).
- At 26.94 uS there is the first appearance of the 0xaaaa5555 constant on the HRDATA bus, so LED3 signal has a defined state ('1').

- At 269.04 uS there is a transition from '0' to '1' in the detector signal (LED3), so the glitch (because a "period" value lesser than 512) lasts for three "clock" periods.
- o LED0 is the DCM "lock" signal, indicating that the DCM is working.
- o LED1 is the processor "sleep" signal, and it should always be '0'.
- LED2 is the processor "lock" signal, and it should always be '0'.
- LED3 is the detector output. It has a '1' to '0' transition with the constant 0xaaaa555 on the HRDATA bus and has a '0' to '1' transition with the constant 0xf0f0f0f0 one the HRDATA bus
- LED4 is the processor "reset" signal.
- LED5, LED6, and LED7 have the value '101' hardcoded.

In this Section:

• The correctness of the system was verified using a functional simulation with the ISIM tool. A correspondence between the software simulation time and the functional simulation time was also verified.

Hardware Verification

In this Section, implement the system in real hardware and check it using the ChipScope Pro tool. To do this, add information about the hardware outside the FPGA (the external oscillator, LEDs, etc.). Then add an ILAC (Integrated Logic Analyzer Core) module to see the internal signals of the system.

To add information about the external hardware, generate a restrictions file (Unified Constraints File – UCF). It's called a "Constraints File" because this file also contains the timing and placement constraints of the system as needed. In this simple system there are no placement contraints; in a more complex system it could be useful to add a placement constraint (using the FloorPlanner tool) for the CM0_DS processor, so it won't be resynthesized every time there is a change in the design. So, in "project", select "new source" from type "Implementation Constraints File" and call it "CM0_DSSystem", as the top module.

Select source type, the name and its location.	
BMM File ChipScope Definition and Connection File Troplementation Constraints File TOP (CORE Generator & Architecture Wizard) MEM File Schematic User Document Verlog Module Verlog Test Fixture VHDL Module VHDL Module	Elle name: CM0_DS5ystem Logation:
P VHDL Package WHDL Test Bench Embedded Processor Embedded Processor Embedded Processor	io\Facultad\CortexM0\ProyectoISE\CM0_D5_System

Fig.40

This adds to the project an empty file called "CM0_DSSystem.ucf". Edit it to add the information about the board. The information to add for the Nexys2 board is in the "Source Code" section and in Digilent's web site. Other boards should have their own .UCF files. The restrictions added include the 50 MHz external oscillator input and the LED positions.

Embedded Systems Laboratory - FIUBA



Fig.41

Now it's time to add the ILAC module. Add the ChipScope Pro definition and connection file. This file will have the information about the signal connections that will be monitored and other configuration parameters of the ILAC module. So, in "project", select "new source" from type "ChipScope Definition and Connection File" and call it "LogicAnalyzer".

Select source type, hie name and its location.	
BMM File ChipScope Definition and Connection File Trolementation Constraints File IP (CORE Generator & Architecture Wizard) MEM File Schematic User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Test Bench Embedded Processor	Elle name: LogicAnalyzer Logation: io\Facultad\CortexM0\ProyectoISE\CM0_D5_System (,

Fig.42

A new file will be added to the project called "LogicAnalyzer.cdc". Double click on it, the system will be synthesized and you will be able to add an ILA module (Integrated Logic Analyzer). After the "Synthesis" process ends, a new window will pop-up. This is the configuration window for the ChipScope Pro tool. Press the "Next" button.

le Edit Help				
a 🗢 🗢 🛯				7
DEVICE	DEVICE			Select Device Options
ICON	Design Files			
	Input Design Netlist:		Browne	
	Output Design Netlist:		Browse	
Core Utilization	Output Directory:		Browse	
	< Previous Neg	1>		
Histopes		P.C. College and Annual and		
uccessfully read project C signation act	FacultadiCortexM0/Proyecto(SE)	_uo_orsternit_ogicAnalyzer.cdc		

Create the new ILA module using the button "new ILA unit" at the bottom right of the window.

🕏 ChipScope Pro Core Insert	er [LegicAnalyzer.cdc]	
Ede Edit Help		
		8
	ICON	Select Integrated Controller Options
ICON	Parameters	
	to PAH accounters with for the extented desire family	
	No none parameters exist on an estatetera device samay.	
- Core Hilication		
Core conzation		
Carlos and		
LOT Counce 97		
HF Count: 28		
BRAM Count: 0		
	< Previous Negt >	New ILA Unit New ATC2 Unit
dessages		
Loading CDC project C \lgnacio\	acultad/ContexM0/ProyectoISE/CM0_DS_System/LogicAnalyzer.cdc	
everession read project congris	tor a chance of concernence of concernence growing and or	
4		

Fig.44

A new ILA module appears at the top left of the window.

r [LøgicAnalyzer.cdc]	
ICON	Select Integrated Controller Options
Paramoters	
No ICON parameters exist for the selected device family.	
1	
< Provious Next >	New ILA Unit New ATC2 Unit
acultadiContexM0PProyectoISE)CM0_D05_9ystem/LogicAnalyzer.sdc x0PacultadiContexM0PProyectoISE)CM0_D05_System/LogicAnalyzer.sdc	
	In [LegicAnalyzer.cdc]

Fig.45

Select the ILA module, and its configuration window appears

DEVICE Select Integrated Logic Analyzer Option North Control Integrate Parameters LUT Count: 341 If Count: 341 If Count: 341 If Count: 1 If Count: 229 IEAMC Control Integrate								
Internation Integer Parameters Net Settings Number of Input Trigger Ports: Image: Ports: Image: Ports: Internation Image: Ports: Image: Ports: Image: Ports: Internation Image: Ports: Image: Ports: Image: Ports: Image: Ports: Internation Image: Ports: Image: Ports	DEVICE	ILA					Select Integrated Logi	c Analyzer Option
Trigger Royal And Match Unit Settings Number of Match Unit Settings ITrigger Royal Settings IUT Count: 11 FC Count: 11 FC Count: 11 FC Count: 12 Inigger Condition Settings © Enable Trigger Sequencer Max Number of Sequencer Levels: Stor age Outsification <th>E ICON</th> <th>Trigger Parameters Capture Param</th> <th>neters Net Connections</th> <th></th> <th></th> <th></th> <th></th> <th></th>	E ICON	Trigger Parameters Capture Param	neters Net Connections					
Anmber of Input Trigger Ports: 1 Rember of Match Units: 1 Rember of Match Units: 1 IFBG0: # Match Units: 1 IfBG0: Match Units: 1 IFG0: # Match Units: 1 IfBG0: Match Units: 1 IFG0: # Match Units: 1 IfBG0: Match Units: 1 IFG0: # Match Units: 1 IfBG0: Match Units: 1 IFG0: # Match Units: 1 IfBG0: IfBG0: IFG0: # Match Units: 1 IfBG0: IfBG0: IFG0: # Match Units: 1 IfBG0: IfBG0: IFG0: IfBG0: IfBG0: IfBG0: IFG	Press and and	Trigger Input and Match Unit Settings						
ore URILation TBG2: Trigger Width: □ Match Type: Basic windges # Match Type: Basic windges #		Number of Input Trigger Ports: 1	-				Number of Match Uni	ts Used: 1
# Match Units: 1 ▼ Bit Values: 0, 1, X, R, F, D LUT Count: 341 Focunt: 229 BROM Count: 1 Trigger Condition Settings © Enable Trigger Sequencer Max Number of Sequencer Levels: Strage Qualification Strage Qualification Protom Negt> Remove Ub	ore Utilization	TRIGO:	Trigger Width:	0		Match Type:	Basic wiedges	-
LUT Count: 341 If Count: 229 BRAM Count: 1 Trigger Condition Settings ExaMa Count: 1 Trigger Condition Settings ExaMa Count: 1 Storage Quadification Condition Settings ExaMa Count: 1 Storage Quadification Condition Settings ExaMa Storage Quadification Condition Settings ExaMa Storage Quadification Condition Settings Remove Ub Remove Ub			# Match Units:	1		Bit Values:	0, 1, X, R, F, B	
LUT Count: 341 FF Count: 229 BRAM Count: 1 Enable Trigger Seguencer Max Number of Seguencer Levels: 16 Storage Qualification Condition Settings Enable Storage Qualification <pre></pre>			Counter Width:	Disabled	-	Functions:	1,0	
< Previous Negt > Remove Us		Storage Qualification Condition Settin	gs					
epirotous								_
		< Previous Negt >						Remove Un
	isages		ogicănabrzet cdc					
dling CDC project C SignacioF acutadiContexM0/ProyectolSEICM0_DD_S_SystemiLogicAnalyzer cdc	sages iding CDC project C Vgnacio/Fr	cultadiCortexM0/ProyectoISEICM0_DS_Systemit.	ogen analyses car					
ading CDC project Cligonacio/FaruitadiContexM0Proyectol5EICM0_D6_SystemiLogicAnalger.cdc reesofuti yraid project Cligonacio/FaruitadiContexM0Proyectol5EICM0_D6_SystemiLogicAnalger.cdc yr ClimacialFaruitadiContexM0Proyectol5EICM0_D6_SystemiCM0_D5Systemice_en a ce e v ClimacialFaruitadiContexM0Provectol5EICM0_D6_Systemi naoiCM0_D5System es sianalarowser.nao	isages ading CDC project C Vignacio/F ccessfully read project C Vignacio/F ccessfully read project C Vignac	cultadiCortexM0/ProyectoISE/CM0_DS_Systemit, oVFacultadiCortexM0/ProyectoISE/CM0_DS_Syste ProvectoISE/CM0_DS_SystemiCM0_DSSystem	miLogicAnalyzer.edc cs.ndc => C:Vanacio/Facult	d/ContexMD/Provect	dISEICM0 DS System	naciCM0 DSSystem	cs signalbrowser.ngo	

Fig.46

Edit the trigger parameters as in Fig. 47. Change only the Trigger Width from '8' to '32'. This instructs the monitoring hardware on what conditions it should start taking samples of the signals. In this case the trigger condition is the value of the HRDATA bus (hence the change to '32'). There will be only one trigger condition and it will based on a

comparision against a constant value (the specific value will be set in "Analyze Design using ChipScope" process ahead).

DEVICE	ILA				Select Integrated Log	ic Analyzer Optio
E ICON UO: IL A	Trigger Parameters Capture Parameters Net Connectle Trigger Input and Match Unit Settings Number of Input Trigger Ports: 1	ms			Number of Match Ur	its Used: 1
ore Utilization	TROGO: Trigger Wid	the 32		Match Type:	Basic wiedges	-
	# Match Uni	ts: 1	-	Bit Values:	0, 1, X, R, F, B	
	Counter Wid	th: Disabled	-	Functions:	-, 0	
	Storage Qualification Condition Settings					
	< Previous Negt >					Remove
isages						
ading CLIC project Clugnaciou ac	uitadic ortext/00/royectols/s/CM0_D5_systemiLogicAnalyzer.cdc					

Fig.47

Press the "Next" button. Now configure the capture parameters. The signals of interest are HRDATA bus (to see the constant value we need the full 32 bits), the HADDR bus from [2] to [10] (remember that HADDR[0] and [1] were discarded and the memory has 512 words, so we need 9 bits for the memory address), and LED3 (Detector module output). So the data width is 42 bits. Untick the "Data Same as Trigger" checkbox and set the Data Width to 42. The Data Depth default value of 512 samples is enough, and each sample will be taken at the rising edge of the ILA clock signal (it will configured next). After those changes, press the "Next" button.

DEVICE	LA		Select In	tegrated Logic Analyzer Option
B ICON	Televis Decompton	Constant Decomption 1 Mot Comparison 1		
U0: II.A	Carduro Settions	Capture Parameters Net Connections		
	Data Width: 42	*	Sample	On Rising 💌 Clock Edge
	Data Depth: 512	▼ Samples	Data Same As Trigger	Contraction and a second second
re Utilization	Tunner Bude IV			
	C2 Instanta Title	PO AS Deta		1
Data Countr 2				
BRAM Count: 2				
BRAM Count: 2	< Previours 1	ing >		Remove U

Here assign the different signals from the system to the trigger, data, and clock ports of the ILA module.



Fig.49

Press the "Modify Connections" button and a new window will pop-up with the trigger signals in red.

Structure / Nets	5				Net Selections	
P-/ [CM0_DSSy	(stem]			-	Trigger Signal	s Data Signals
- Inst Syn	Reset/instconst2pulse/ins	tperiodic2constant/Co	ounterSetup (DelavC	ou		Clock Signals
- Inst Men	nov Memori					
ine Chief	ier) [ineriter)]				Channel	
					CH:0	
					CH:1	
					CHEZ	
					CHLJ	
					CH:4	
					CH:S	
					CIN7	
				-	CH-9	
4				•	CH-9	
					CH:10	
Net Name	▼ Pattern:		▼ Filt	er	CH:11	
			1		CH:12	
NetName	Source instance	Source Component	Base Type	_	CH:13	
Clock	Inst_SystemClock/CLK	BUFG	BUFG	-	CH:14	
JOCK_IN	CMU_DSSystem	CMU_DSSystem	PORT	_	CH:15	
HADDR<10>	Processor/u_logic/nad	LUI3	LUI3	-	CH:16	
ADDR 2>	Processor/u_logic/nad	LU14	LUT4	-	CH:17	
	Processor/u_logic/nad	LUIT2	LUI4		CH:18	
	Processoriu_logicinad	11172			CH:19	
ADDR/65	Processoriu logicinad	11173	LUTS		CH:20	
HADDR-75	Processoriu logicihad	11173	LUTS		CH:21	
ADDR/85	Processoriu logicihad	11073	LUT3		CH:22	
	Processoriu logicihad	11173	LUT3		CH:23	
-RData<0>	Inst Memory	Memory	RAMB16 S36 S36		CH:24	
-RData<10>	Inst Memory	Memory	RAMB16 S36 S36		TPO	
-RData<11>	Inst Memory	Memory	RAMB16 S36 S36			
00 1 10	Inst Memory	Memory	RAMB16 S36 S36		Males Conserved	Maria Mate Ha
1KData≪12>	Inst Memory	Memory	RAMB16_S36_S36		wake Connecti	uns wuve nets up
HRData<12>					00 00 000	

Fig.50

Associate each trigger signal with the corresponding HRDATA value (CH:0 with HRDATA<0> and so on) with the "Make Connections" button (it is possible to select a group of signals and associate them all at once).

Structure / Net	6					Net Selections
P / [CMD DSS	/stem]				▲ 3	Trigger Signals Data Signals
- Inst Syn	Reset/instronst2nulse/	instneriodic?constant/Co	unterSetun (De	avCour	1000	Clock Signale
not Mor	non Momoni		and a state for a			CIOCK Signals
- msc_wer	nory (wennory)					Channel
						CH:7 /HRData<7>
						CH:8 /HRData<8>
						CU:10 UPData<10>
						CH:11 AHRData<11>
						CH:12 HRData<12>
						CH:13 HRData<13>
						CH:14 /HRData<14>
					•	CH:15 /HRData<15>
4				•	1	CH:16 /HRData<16>
						CH:17 /HRData<17>
Net Name	▼ Pattern:		-	Filter	100	CH:18 /HRData<18>
			10 T	1	- 8	CH:19 /HRData<19>
ivet ivame	Source Instance	Source Component	Base Type		100	CH:20 /HRData<20>
HRData<22>	Inst_Memory	Memory	RAMB16_S36_S	36	1 3	CH:21 /HRData<21>
HRData<23>	Inst_Memory	Memory	RAMB16_S36_S	36		CH:22 /HRData<22>
HRData<24>	Inst_Memory	Memory	RAMB16_S36_S	36		CH:23 /HRData<23>
HRUata<25>	Inst_Memory	Memory	RAMB16_536_5	36		CH:24 /HRData<24>
IRData<202	Inst_memory	Memory	RAMDID_SJ0_S	30		CH:25 /HRData<25>
HRData<28>	Inst_Memory	Memory	RAMBIE S36 S	36		CH:26 /HRData<26>
HRData<20×	Inst_Memory	Memory	RAMB16_336_3	36		CH:27 /HRData<27>
HRData<2>	Inst Memory	Memory	RAMB16_S36_S	36		CH-20 UDData<282
HRData<30>	Inst Memory	Memory	RAMB16 \$36 \$	36		CH:30 HRData<30>
HRData<31>	Inst Memory	Memory	RAMB16 S36 S	36		CH31 HRDates312
	Inst_Memory	Memory	RAMB16_S36_S	36		
HRData<3>	land Managers	Memory	RAMB16_S36_S	36		IPO
HRData<3> HRData<4>	inst_memory		RAMBIE SIE S	36		
HRData<3> HRData<4> HRData<5>	Inst_Memory	Memory	10AMD10_000_0			Make Connections Move Nets Lin
HRData<3> HRData<4> HRData<5> HRData<6>	Inst_Memory Inst_Memory Inst_Memory	Memory Memory	RAMB16_S36_S	36		
HRData<3> HRData<4» HRData<5> HRData<6» HRData<6> HRData<7>	Inst_Memory Inst_Memory Inst_Memory Inst_Memory	Memory Memory Memory	RAMB16_S36_S RAMB16_S36_S	36 36	0000000	more connections more relation of

Fig.51

Now select the "Data Signals" tab (top rigth of the window) and associate the data:

- CH:0 to CH:31 with HRDATA[0]..[31]
- o CH:32 to CH:40 with HADDR[2]..[10]
- CH:41 to LED3_OBUF

Structure / Nets	;					Net Sel	ections	
P-/[CM0_DSSy	rstern]				-	Trigge	r Signals	Data Signals
- Inst. Syne	Reset/instconst2pulse/ins	tperiodic2constant/Cr	nunterSetun (De	lavCn			r orginalio C	lock Signals
not Mon	any Momoni		ranior o o tap (D o				C	IOCK SIGNAIS
- msi_wen	iory [wernory]					Chann	el	
						CH:17	/HRData<	(1/>
						CI140	HRDatas	182
						CH:19	AURDatas	205
						CH:20	IIDDatas	202
						CH-21	AUDDatas	212
						CH-22	AUDData	222
						CH-24	HRDatas	24>
					-	CH:25	/HRData<	25>
4	11					CH:26	/HRData<	26>
						CH:27	/HRData<	27>
Net Name	Pattern:		-	Filte	r	CH:28	/HRData<	28>
		1				CH:29	/HRData<	29>
NetName	Source Instance	Source Component	Base Type			CH:30	/HRData<	:30>
Clock	Inst_SystemClock/CLK	BUFG	BUFG		-	CH:31	/HRData<	:31>
Clock_In	CM0_DSSystem	CM0_DSSystem	PORT		=	CH:32	/HADDR<	2>
HADDR<10>	Processor/u_logic/had	LUT3	LUT3			CH:33	/HADDR<	3>
HADDR<2>	Processor/u_logic/had	LUT4	LUT4			CH:34	/HADDR<	4>
HADDR<3>	Processor/u_logic/had	LUT4	LUT4			CH:35	/HADDR<	5>
HADDR<4>	Processor/u_logic/had	LUT3	LUT3			CH:36	/HADDR<	6>
HADDR<5>	Processor/u_logic/had	LUT3	LUT3		_	CH:37	/HADDR<	7>
HADDR<6>	Processor/u_logic/had	LUT3	LUT3		_	CH:38	/HADDR<	8>
HADDR	Processor/u_logic/had	LUI3	LUI3		-	CH:39	/HADDR<	9>
HADDR<8>	Processor/u_logic/had	LUT3	LUT3		- 1	CH:40	/HADDR<	10>
HADDR<9>	Processor/u_logic/had	LUI3	LUI3		-	CH:41	/Led3_OE	BUF
HRData<0>	Inst_inemory	Memory	RANDID_S36_S	-30	-	DPO		
	Inst_wemory	Memory	PAMPIE COL	26	-			
Introducts 112	Inst_Wemory	Momory	DAMP10_335_3	-00	-			
HPData<122	Inst_merriury	Memory	RAMB16_330_3	36	-	Make	Connections	s Move Nets Up
HRDate/145	Inst_Memory	Memory	RAMB16 S26 S	36	-	-		
and the second of the second second	IN IGE INCHIOLY	INVALUAT V	AVAINDID 200 3		_	Kemov	e connection	ns Move Nets Down

Fig.52

Finally, select the "Clock Signals" tab and associate CH:0 with "Clock" signal. Press "OK" button.

Structure / Nets	6	Net Selections				
P-/ [CM0_DSS)	/stem]	Trigger Signals	Data Signals			
- Inst Syn	cReset/instconst2pulse/ins	Clock Signals				
- Inst Men	non/Memon/					
- mor	nory [mernory]	Channel				
		CH:0 //Clock				
	m					
N 						
Net Name	▼ Pattern:		▼ Filter	r		
Net Name	Source Instance	Source Component	Base Type			
Clock	Inst_SystemClock/CLK	BUFG	BUFG			
Clock_In	CM0_DSSystem	CM0_DSSystem	PORT			
HADDR<10>	Processor/u_logic/had	LUT3	LUT3			
		LITA				
HADDR<2>	Processor/u_logic/had	LU14	LUT4			
HADDR<2> HADDR<3>	Processor/u_logic/had Processor/u_logic/had	LUT4	LUT4 LUT4			
HADDR<2> HADDR<3> HADDR<4>	Processor/u_logic/had Processor/u_logic/had Processor/u_logic/had	LUT4 LUT3	LUT4 LUT4 LUT3			
1ADDR<2> 1ADDR<3> 1ADDR<4> 1ADDR<5>	Processor/u_logic/had Processor/u_logic/had Processor/u_logic/had Processor/u_logic/had	LUT3 LUT3	LUT4 LUT4 LUT3 LUT3			
HADDR<2> HADDR<3> HADDR<4> HADDR<5> HADDR<6>	Processor/u_logic/had. Processor/u_logic/had. Processor/u_logic/had. Processor/u_logic/had. Processor/u_logic/had.	LUT4 LUT3 LUT3 LUT3 LUT3	LUT4 LUT4 LUT3 LUT3 LUT3			
14DDR<2> 14DDR<3> 14DDR<4> 14DDR<5> 14DDR<6> 14DDR<6> 14DDR<7>	Processor/u_logic/had Processor/u_logic/had Processor/u_logic/had Processor/u_logic/had Processor/u_logic/had	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3	LUT4 LUT4 LUT3 LUT3 LUT3 LUT3			
HADDR<2> HADDR<3> HADDR<4> HADDR<5> HADDR<5> HADDR<6> HADDR<7> HADDR<8>	Processor/u_logic/had Processor/u_logic/had Processor/u_logic/had Processor/u_logic/had Processor/u_logic/had Processor/u_logic/had	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3			
14DDR<2> 14DDR<3> 14DDR<4> 14DDR<5> 14DDR<5> 14DDR<6> 14DDR<6> 14DDR<7> 14DDR<7> 14DDR<7> 14DDR<7>	ProcessorAu_logic/had ProcessorAu_logic/had ProcessorAu_logic/had ProcessorAu_logic/had ProcessorAu_logic/had ProcessorAu_logic/had ProcessorAu_logic/had	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3			
14DDR<2> 14DDR<3> 14DDR<4> 14DDR<4> 14DDR<5> 14DDR<6> 14DDR<7> 14DDR<8> 14DDR<9> 14DDR<9> 14DDR<9>	ProcessorA_logic/had. ProcessorA_logic/had. ProcessorA_logic/had. ProcessorA_logic/had. ProcessorA_logic/had. ProcessorA_logic/had. ProcessorA_logic/had. Inst_Memory	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 RAMB16_S36_S36		000	
14DDR<2> 14DDR<3> 14DDR<4> 14DDR<4> 14DDR<5> 14DDR<6> 14DDR<7> 14DDR<7> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14DDR<90 14D	Processork_jogichad. Processork_jogichad. Processork_jogichad. Processork_jogichad. Processork_jogichad. Processork_jogichad. Processork_jogichad. Inst_Memory Inst_Memory	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3		СРО	
14DDR<2> 14DDR<3> 14DDR<4> 14DDR<5> 14DDR<5> 14DDR<5> 14DDR<7> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DDR<9> 14DdR<10> 14RData<10> 14RData<11>	ProcessorA_jogicAad. ProcessorA_jogicAad. ProcessorA_jogicAad. ProcessorA_jogicAad. ProcessorA_jogicAad. ProcessorA_jogicAad. ProcessorA_jogicAad. Inst_Memory Inst_Memory Inst_Memory	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3		СРО	
1ADDR<2> 1ADDR<3> 1ADDR<3> 1ADDR<4> 1ADDR<5> 1ADDR<5> 1ADDR<5> 1ADDR<7> 1ADDR<7> 1ADDR<9> 1ADDR<9> 1RData<10> 1RData<11> 1RData<12>	ProcessorA_jogicAad. ProcessorA_jogicAad. ProcessorA_jogicAad. ProcessorA_jogicAad. ProcessorA_jogicAad. ProcessorA_jogicAad. ProcessorA_jogicAad. ProcessorA_jogicAad. Inst_Memory Inst_Memory Inst_Memory	LU14 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 Memory Memory Memory Memory	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 RAME16_S36_S36 RAME16_S36_S36 RAME16_S36_S36 RAME16_S36_S36		CP0	Move Nets I In
4ADDR<2> 4ADDR<4> 4ADDR<4> 4ADDR<5> 4ADDR<5> 4ADDR<5> 4ADDR<5> 4ADDR<8> 4ADDR<8> 4ADDR<8> 4ADDR<8> 4ADDR<8> 4ADDR<8> 1ADDR<8> 1ADDR<1> #RData<10> 4RData<10> 4RData<12> 4RData<12> 4RData<13>	ProcessorAL jogicAnal. ProcessorAL jogicAnal. ProcessorAL jogicAnal. ProcessorAL jogicAnal. ProcessorAL jogicAnal. ProcessorAL jogicAnal. ProcessorAL jogicAnal. Inst_Memory Inst_Memory Inst_Memory Inst_Memory Inst_Memory	LU14 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3	LUT4 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3 LUT3		CP0 Make Connections	Move Nets Up

Fig.53

The Clock, Trigger, and Data Ports are now colored black, indicating that all connections were made. Press the "Return to Project Navigator" button and a "Save Project" pop-up window will appear. Select "Yes". You will return to the Project main window.

DEVICE	LA	Select Integrated Logic Analyzer Options
E ICON	Trigger Parameters Capture Parameters Net Connections	
COLL M. M	Net Connections	
	♥ UNIT	
LUT Count: 392 FF Count: 381 BRAM Count: 2		
	Modify Connections	
	< Previous Return to Project Navigator	Remove Unit
ssages		
baoing CDC project Chignaciov	cuitadi.contexMOProyectolSEICM0_DS_System/LogicAnalyzer.cdc s/Facultadi.ContexMOProvectolSEICM0_DS_System/LogicAnalyzer.cdc	

Now highlight the top module and implement the project to generate the "CM0_DSSystem.bit" bitstream file that will be downloaded to the FPGA. To do that, run the "Generate Programming File" process. When all the processes finish, run the "Analyze Design using ChipScope" process. The ChipScope Pro main window will popup.



Fig.55

Now the bitstream file generated in "Generate Program File" process above will be downloaded to the FPGA board using the JTAG chain. Normally this is done with a Xilinx programming cable like the Platform USB II, but thanks to Digilent's "Plugin for Xilinx Tools" software and some extra logic in the Nexys2 board, this can be done using a USB connection. The details to configure Adept to be recognized as a programming cable are bundled with the plugin. So, in the ChipScope Pro screen, press the "OpenCable/Search JTAG Chain" button at the top left of the screen and a popup window will appear with two devices (the FPGA and the PROM). Press the "OK" button. Those devices will show up in the top left of the ChipScope Pro main window.



Go to the "Device" menu and select "DEV:0" device (the FPGA), a sub menu will appear, select the "Configure..." option.



Fig.57

A popup window will appear. Leave the defaults and press the "OK" button. The FPGA will be programmed with the bitstream file generated above and the ILA core will appear in the top left of the screen.



Select the ILA core and its signals (the ones that were configured above) will appear in the empty window under the JTAG Chain window in the left.



Fig.59

Now double click in the "Trigger Setup" subtree in the "JTAG Chain" window, and the trigger setup window will appear in the main window.

← Trigger Setup ← Waveform ← Listing ← Bus Plot ← DEV:1 MyDevice1 (XCF04S) © Signats: DEV: 0 UNIT: 0 ← Data Port ← Trigger Ports	Active Active Active	Trigger Condition Name TriggerCondition0	512 V Position	Indition Equation M0 I 0 IDLE
DEV:1 MyDevice1 (VCF04S) Type: V Storage Data Port Trigger Ports	Mindow Vindows: Qualification:	1 Depth:	512 V Position	0 IDLE
ignalas: DEV: 0 UNIT: 0 Data Port Trigger Ports		Al Data		IDLE
		mpsc	ope Pr	0

Now program the trigger condition to see the '0' state of the LED3 signal: the 0xf0f0f0f0 pattern in the HRDATA bus makes a '1' to '0' transition, and there is a trigger condition based on a comparision to a constant. So in "Trigger Setup" set "1111_0000_1111_0000_1111_0000_1111_0000" as the trigger value.



Fig.61

After that, start the acquisition using the "play" button. In few moments the trigger condition is met and the data acquisition is completed (a "Sample Buffer is full" message will appear). Click the "Data Port" subtree in the "Signals" window, right-click, and in the submenu select "Add All to View - > Waveform".



Now all the configured signals are in the main window. You can zoom-in the window to see the values at HADDR and HRDATA when LED3 is '0' and delete the duplicated signals.



Fig.63

Note that LED3 is '0' for three samples, the same number of rising edges of the system clock signal in the functional simulation (remember that the ILA core was configured to take the samples in the rising edge of the system clock). Also note that the value 0xf0f0f0f0 appears for two samples and the value 0xaaaa5555 appears for one single simple. This is exactly the same number of rising edges of the system clock in the functional simulation. So there is a perfect correspondence between the software simulation, the functional simulation, and the hardware verification.

Now change the "period" value in the software to 2000000, recompile it, regenerate the .COE memory initialization file, and regenerate the memory module changing the .COE initialization file to the one with the new "period" value. Then regenerate the bitstream file and download it to the board (iMPACT tool can be used instead of ChipScope Pro). With this new value, the LED3 will blink with close three seconds in between each blink on the board.

In this Section:

- The patterns 0xf0f0f0f0 and 0xaaaa5555 were verified as appearing on the HRDATA bus inside the FPGA.
- It was checked that the same timing results appeared in the software simulation at ARM/Keil MDK, the functional simulation with the ISIM tool, and the hardware verification with the ChipScope Pro tool.
- It was visually checked that the LED on the board blinked with a period near three seconds and the other LEDs were 'on' or 'off' according to the functional simulation results.

Conclusions

A step by step implementation of the Cortex-M0_DS processor running a defined software program was performed in a Xilinx FPGA. This includes the software simulation, the system's functional simulation, and the system's real hardware implementation using the Xilinx ISE toolchain.

Acknowledgements

To the ARM University Program, including William Hohl and Joe Bungo, as well as the people at the Xilinx University Program (XUP) for their support and cooperation.

Legal Notice

XILINX, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and other countries.

ARM, Cortex-M0, ARM/Keil MDK, AMBA-LITE and other designated brands included herein are trademarks of ARM Ltd.

Nexys2, Adept, and other designated brands included herein are trademarks of Digilent Inc.

All other trademarks are the property of their respective owners

The authors of this application note have used their best efforts in preparing this application note. These efforts include the development, research and testing of the programs and hardware descriptions to determine their effectiveness. The authors make no warranty of any kind, expressed or implied, with regard to these programs and hardware descriptions or the documentation contained in this application note. The authors shall not be liable in any event for incidental or consequential damages in connection with, or arising out of, the furnishing, performance, or use of these programs and hardware descriptions

Source Code

Main.c

// Define where the top of memory is.
#define TOP_OF_RAM 0x800U

// Define heap starts...

#define HEAP_BASE 0x47fU

//-----

// Simple "Blinking Led via Memory Access detection" program.

// This program makes a memory access at regular intervals

// In the Nexys2 system there is a pattern detector attached to the

// HWRead bus, so when two specific patterns are detected, a Led toggles its state

// pattern 0xaaaa5555 turns on the led, pattern 0xf0f0f0f0 turns it off.

//-----

#define LedOn 0xaaaa5555 #define LedOff 0xf0f0f0f0

int main(void)

{

unsigned int counter; // dummy unsigned int ii; // loop iterator unsigned int trap; // memory access pattern receiver unsigned int period; // time interval for memory access

//period=20000000; // period for FPGA implementation; roughly 3 seconds for a
10MHz osc in CM0_DS

period=200; // period for simulations in ARM/Keil MDK and Xilinx ISIM tool

```
while (1)
{
counter=0;
for (ii=0;ii<period;ii++)
```

```
{
    counter++;
  }
  trap=LedOn; // memory access pattern (turn on)
  for (ii=0;ii<period;ii++)
  {
    counter++;
  }
  trap=LedOff; // memory access pattern (turn off)
  trap++; // dummy
}
</pre>
```

vectors.c

// Define where the top of memory is.
#define TOP_OF_RAM 0x400U

extern int main(void); // Use C-library initialization function.

```
__attribute__ ((section("__Vectors")))
```

```
static void (* const vector_table[])(void) =
```

```
{
```

```
(void (*)(void)) TOP_OF_RAM, // Initial value for stack pointer.
(void (*)(void)) main, // Reset handler is C initialization.
0, // No HardFault handler, just cause lockup.
0, // No NMI handler, just cause lockup.
0//... // Additional handlers would be listed here.
```

```
};
```

UCF File:

(extracted from the ucf file for the Nexys2 board available at Digilent's web site)

```
# clock pin for Nexys 2 Board
NET "Clock_In" LOC = "B8"; # Bank=0, Pin name=IP_L13P_0/GCLK8, Type=GCLK, Sch name=GCLK0
```

```
# Leds
```

NET "Led0" LOC = "J14"; # Bank=1, Pin name=IO_L14N_1/A3/RHCLK7, Type=RHCLK/DUAL, Sch name=JD10/LD0 NET "Led1" LOC = "J15"; # Bank=1, Pin name=IO_L14P_1/A4/RHCLK6, Type=RHCLK/DUAL, Sch name=JD9/LD1

NET "Led2" LOC = "K15"; # Bank=1, Pin name=IO_L12P_1/A8/RHCLK2, Type=RHCLK/DUAL, Sch name=JD8/LD2 NET "Led3" LOC = "K14"; # Bank=1, Pin name=IO_L12N_1/A7/RHCLK3/TRDY1, Type=RHCLK/DUAL, Sch name=JD7/LD3 NET "Led4" LOC = "E17"; # Bank=1, Pin name=IO, Type=I/O, Sch name=LD4 s3e500 only NET "Led5" LOC = "P15"; # Bank=1, Pin name=IO, Type=I/O, Sch name=LD5 s3e500 only NET "Led6" LOC = "F4"; # Bank=3, Pin name=IO, Type=I/O, Sch name=LD6 s3e500 only NET "Led7" LOC = "R4"; # Bank=3, Pin name=IO/VREF_3, Type=VREF, Sch name=LD7 s3e500 only